upper and lower case in Linux


Recommended Posts

Hi all,


I just wondered why my FPGA circuit is not loaded onto the board under Linux. So clicking the Load icon in DesignLab loads a bitfile down but it loads down an empty circuit from the template I guess..

When starting an new FPGA Circuit from DesignLab ISE will use capitalized filenames as e.g.


Papilio_One_500K.bit whereas DesignLab obviously tries to find a papilio_one_500k.bit all lower case. Simply renaming from upper to lowercase does the trick.


Just in case someone stumbled upon the same issue.




Link to comment
Share on other sites

  • 1 month later...
  • 3 months later...

I have the same problem using Ubuntu with ISE 14.7 and a Papilio DUO.

For example, when I create a blank project in DesignLab, edit the circuit with ISE and then generate a bit file, ISE creates a file called "Papilio_DUO_LX9.bit". However, when I try to load the file with DesignLab, it looks for and loads "papilio_duo_lx9.bit" (lower case), which is the original blank project.



Link to comment
Share on other sites

Join the conversation

You can post now and register later. If you have an account, sign in now to post with your account.

Reply to this topic...

×   Pasted as rich text.   Paste as plain text instead

  Only 75 emoji are allowed.

×   Your link has been automatically embedded.   Display as a link instead

×   Your previous content has been restored.   Clear editor

×   You cannot paste images directly. Upload or insert images from URL.