Running the SDRAM at about 50MHz (and slower).


Recommended Posts

Well, I'm sitting in the work cafe at lunch.... with my Papilio Pro beside me.


The changes needed to work the SDRAM at 50MHz and less are:

In the top_level design:

Change the DCM divisor to hit 50MHz,
          CLKOUT0_DIVIDE => 8,       CLKOUT1_DIVIDE => 8,
          CLKOUT0_DIVIDE => 16,       CLKOUT1_DIVIDE => 16,

In the memory controller

   signal data_ready_delay : std_logic_vector( 4 downto 0);  
   signal data_ready_delay : std_logic_vector( 3 downto 0);  

This causes the data to be latched one cycle earlier.

Little green LED that is the "test past toggle" is now blinking at half the speed it was before

Cool! Enough lunchtime left to go for a cycle!

  • Like 1
Link to comment
Share on other sites

Join the conversation

You can post now and register later. If you have an account, sign in now to post with your account.

Reply to this topic...

×   Pasted as rich text.   Paste as plain text instead

  Only 75 emoji are allowed.

×   Your link has been automatically embedded.   Display as a link instead

×   Your previous content has been restored.   Clear editor

×   You cannot paste images directly. Upload or insert images from URL.