Analog IOs for Papilio one


Nadav

Recommended Posts

Hi Guys,

I am new to the FPGA world. I am planning to get the Papilio ONE board with LogicStart MegaWing for FPGA and Verilog learning.

My question is about the ADC chip on this wing.

I understand that SPARTAN FPGA family doesn't come with analog IOs, so an external ADC was used, controlled by SPI protocol.

Now lets say I want to play with this option,I guess that I need some kind of Verilog code in order to implement the SPI protocol into the FPGA, am I right?

Is there an exsisting block I can use?

 

I have looked for information about it, but all I found is stuff related to the ZAP IDE, while I want to use papilio as an FPGA development platform.

 

Thanks:)

 

Nadav

Link to comment
Share on other sites

Join the conversation

You can post now and register later. If you have an account, sign in now to post with your account.

Guest
Reply to this topic...

×   Pasted as rich text.   Paste as plain text instead

  Only 75 emoji are allowed.

×   Your link has been automatically embedded.   Display as a link instead

×   Your previous content has been restored.   Clear editor

×   You cannot paste images directly. Upload or insert images from URL.