papillio pro


dawnpaul

Recommended Posts

i have written an AND GATE PROGRAM FOR PAPILLIO PRO

SYNTHESISING AND BIT FILE GENERATION COMPLETED SUCCESSFULLY.INPUT a and b are used as switches.output c is LED.no led's are blinking while i change the switch.whate is the speed grade to be selected -2 or -3?

vhdl code and ucf are given below..please give a soln

 

library ieee;
use IEEE.STD_LOGIC_1164.ALL;
entity And_Gate is
    port(a,b:in std_logic;
          c:out std_logic);
end entity And_Gate;

architecture And_Gate_Arch of And_Gate is
begin
    c<=a and b;
end And_Gate_Arch;
 

 

 


CONFIG PROHIBIT=P144;
CONFIG PROHIBIT=P69;
CONFIG PROHIBIT=P60;

NET "a"      LOC="P114" | IOSTANDARD=LVTTL;                                # C0
NET "b"      LOC="P115" | IOSTANDARD=LVTTL;                                # C1
NET "c"         LOC="P123" | IOSTANDARD=LVTTL;

Link to comment
Share on other sites

Hi! I've occasionally had problems like this when ISE has completely ignored the constraints (UCF) file.

 

Check that in the Design Summary's Pinout report the the correct signals has been bound to the correct pin - in the "Constraint" column it should say "Located".

 

If it doesn't remove the UCF file from the project, then add it back and build the project again.

Link to comment
Share on other sites

Join the conversation

You can post now and register later. If you have an account, sign in now to post with your account.

Guest
Reply to this topic...

×   Pasted as rich text.   Paste as plain text instead

  Only 75 emoji are allowed.

×   Your link has been automatically embedded.   Display as a link instead

×   Your previous content has been restored.   Clear editor

×   You cannot paste images directly. Upload or insert images from URL.