Recommended Posts

if you use a AVR sketch, then what you upload is a (parallel) implementation of an AVR with the AVR code. The simulated AVR will run the sketch just as a normal one would do, that is in a sequential fashion.

So, the simple answer is no: you'll have to write HDL code to really use the parallel features of the FPGA.

Link to comment
Share on other sites


This topic is now archived and is closed to further replies.