Search the Community
Showing results for tags 'vhdl programming'.
Found 1 result
I am following the intro to spartan fpga book “first project” involving papilio one and a logicstar megawing with switches and leds. The constraints file is: # Constraints for Papilio One NET switch_1 LOC = "P3" | IOSTANDARD=LVTTL; NET switch_0 LOC = "P4" | IOSTANDARD=LVTTL; NET LED_1 LOC = "P16" | IOSTANDARD=LVTTL; NET LED_0 LOC = "P17" | IOSTANDARD=LVTTL; This is mapping each led or switch on the logic start board to a pin on the papilio board. The pin numbers on the papilio are defined, but the pins on the logic start board are not. How can this work?