Jack Gassett

DesignLab 1.0.4 Released!

Recommended Posts

Hi Alvie - sorry I dropped off a bit there. I need high speed because I'm generating pulses through a DAC (so I can vary the amplitude also). I'm using this board to drive an ASIC for testing purposes. 


I actually did realize I should go ahead and build an FPGA block in VHDL so I'm working on that. 


Thank you for the detailed explanation, it is very useful for my understanding of the reason for delays. Also the variability of cache hits/misses explains the jitter I was seeing.

Share this post

Link to post
Share on other sites

Create an account or sign in to comment

You need to be a member in order to leave a comment

Create an account

Sign up for a new account in our community. It's easy!

Register a new account

Sign in

Already have an account? Sign in here.

Sign In Now