Running the SDRAM at about 50MHz (and slower).

Recommended Posts

Well, I'm sitting in the work cafe at lunch.... with my Papilio Pro beside me.


The changes needed to work the SDRAM at 50MHz and less are:

In the top_level design:

Change the DCM divisor to hit 50MHz,
          CLKOUT0_DIVIDE => 8,       CLKOUT1_DIVIDE => 8,
          CLKOUT0_DIVIDE => 16,       CLKOUT1_DIVIDE => 16,

In the memory controller

   signal data_ready_delay : std_logic_vector( 4 downto 0);  
   signal data_ready_delay : std_logic_vector( 3 downto 0);  

This causes the data to be latched one cycle earlier.

Little green LED that is the "test past toggle" is now blinking at half the speed it was before

Cool! Enough lunchtime left to go for a cycle!

  • Like 1

Share this post

Link to post
Share on other sites

Create an account or sign in to comment

You need to be a member in order to leave a comment

Create an account

Sign up for a new account in our community. It's easy!

Register a new account

Sign in

Already have an account? Sign in here.

Sign In Now