Search the Community: Showing results for tags 'usb jtag uart'.



More search options

  • Search By Tags

    Type tags separated by commas.
  • Search By Author

Content Type


Forums

  • GadgetBox Universal IoT Hardware
    • GadgetBox General Discussion
  • Papilio Platform
    • Papilio General Discussion
    • Papilio Pro
    • Papilio One
    • Papilio DUO
    • Papilio Wings
    • DesignLab IDE
    • DesignLab Libraries
    • RetroCade Synth
    • Papilio Arcade
    • Papilio Loader Application
    • Papilio Logic Sniffer
    • Retired
  • Electronics
    • Modules
  • Soft Processors
    • ZPUino
    • J1 Forth
    • AVR8 Soft Processor
  • Community
    • Gadget Factory
    • Documentation
    • FPGA Discussions
    • Community Projects
    • Pipistrello
  • Open Bench
    • Open Bench Logic Sniffer at Dangerous Prototypes
    • OpenBench Logic Sniffer at Gadget Factory
  • Gadget Factory Internal Category

Categories

  • Papilio Platform
    • Papilio One
    • Papilio Plus
    • Papilio Wings
    • LogicStart MegaWing
    • ZPUino
    • Papilio Pro
  • Papilio Arcade
  • RetroCade Synth
  • Logic Sniffer
  • FPGAs
  • DesignLab
    • Example Projects
    • Libraries

Categories

  • Papilio FPGA
    • Papilio UCF (User Constraint) Files
    • Papilio Bit Files
  • Papilio Arcade
  • RetroCade Synth
  • General
  • Beta (Test) Releases
  • Books

Found 1 result

  1. Contradiction in description

    The description (on 'papilio.cc') text for Papilio PRO "says": Channel A is connected to the Papilio Pro in an Asynchronous serial UART configuration that is capable of speeds up to 2MHz. Channel B is connected to the JTAG pins of the Papilio Pro and provides very fast programming of the FPGA (500mS). But I think that the USB schematic right below the text "says" the reverse. The JTAG-s go to ADBUS0..3, TXD abd RXD go to BDBUS0..1. And so says the published complete schematics for Papilio PRO. I am designing an own board based on ideas from the Papilio PRO schematics. I would rather really use Channel B for JTAG and channel A for data transfer. For then I can, with FT2232H as USB ctircuit, use synchronous FIFO245 for general data transfer. Only Channel A (FT2232H) supports synchronous FIFO245. How is the FPGA code uploaded into the flash? Is it all over the JTAG interface, or is it by implanting an application which reads data from the UART (RS) channel, writing them into the flash memory word by word? If the second is the truth, can Developement Studio handle the "reversed" USB addresses (COM ports, or...?)?