Search the Community: Showing results for tags 'spi'.



More search options

  • Search By Tags

    Type tags separated by commas.
  • Search By Author

Content Type


Forums

  • GadgetBox Universal IoT Hardware
    • GadgetBox General Discussion
  • Papilio Platform
    • Papilio General Discussion
    • Papilio Pro
    • Papilio One
    • Papilio DUO
    • Papilio Wings
    • DesignLab IDE
    • DesignLab Libraries
    • RetroCade Synth
    • Papilio Arcade
    • Papilio Loader Application
    • Papilio Logic Sniffer
    • Retired
  • Electronics
    • Modules
  • Soft Processors
    • ZPUino
    • J1 Forth
    • AVR8 Soft Processor
  • Community
    • Gadget Factory
    • Documentation
    • FPGA Discussions
    • Community Projects
    • Pipistrello
  • Open Bench
    • Open Bench Logic Sniffer at Dangerous Prototypes
    • OpenBench Logic Sniffer at Gadget Factory
  • Gadget Factory Internal Category

Categories

  • Papilio Platform
    • Papilio One
    • Papilio Plus
    • Papilio Wings
    • LogicStart MegaWing
    • ZPUino
    • Papilio Pro
  • Papilio Arcade
  • RetroCade Synth
  • Logic Sniffer
  • FPGAs
  • DesignLab
    • Example Projects
    • Libraries

Categories

  • Papilio FPGA
    • Papilio UCF (User Constraint) Files
    • Papilio Bit Files
  • Papilio Arcade
  • RetroCade Synth
  • General
  • Beta (Test) Releases
  • Books

Found 3 results

  1. Hello Forum, My first time on a Forum, hope I get the etiquette correct. Recently got my Papilio Duo and a LogicStart wingy, itching to get it all running. Intend to VHDL, not drag and drop...that's the intention anyway. Essentially, being from an electronics background, I like to know what's going on. To that end, I've been wading my way through the plethora of Xilinx datasheets associated with the Spartan-6-LX9. At the moment I have couple of quick questions for the collective forumers The LX9 FPGA is set with M0 =1 and M1 =0, this sets the device in Serial Master Mode so it will get its configuration bit stream from the Flash on power up or if PROGRAM_B is pulled low, so : 1) How does data from the PC get programmed to the Flash? 2) I see other questions relating to the PC software configuring the FPGA directly through the USB port,, am I missing something in the circuit diagram, I cant see how this is possible? Unless there is something pre-configured, pre-programmed that we are shielded from....... hope they're not too stupid questions. Thanks Andrew
  2. Hi, Is it possible to access the SPI flash on the Papillio One board from my Verilog code? Some part of the flash is taken by the bitfile for loading FPGA configuration, and I'd like to use some free flash blocks (a few hundred bytes) My RTL receives data from a UART interface, processes it (SHA-1) and needs to store the signature on non-volatile storage. If not, I will have to get a separate SPI flash chip for storage. Thanks Anirban
  3. Hello everybody, first i would like to say that my problem has nothing to do with the FPGA part, i'm not using any soft processor in the FPGA. I would like to connect an Arduino Ethernet Shield (with the W5100 chip) to the AVR part of my DUO. I already have an ENC28J60 card running with the UIPEthernet library, this card is also connected via SPI. BUT: For the ENC28J60 i needed to set the SPI pins to #define UIP_FORCE_SS 53 #define UIP_FORCE_SCK 52 #define UIP_FORCE_MOSI 51 #define UIP_FORCE_MISO 50 (these UIP_FORCE constants were invented by myself). This is working! But i don't understand it , because the AVR does not have these high output pin numbers ?!? The standard ethernet library for the Arduino Ethernet Shield obviously uses some other pins, but i'm unable to extract the pins from the library source code, this is all very confusing. What is NOT working: SCK 13 MISO 12 MOSI 11 SS 10 or 8 I know that i have to connect these Arduino Pins from the DUO to the ICP header at the Ethernet Shield. Well, this is all very mysterious. Maybe someone could tell me simply which Pins on the DUO are the official SPI connections? I will also try some other SPI device in the meantime. Best Regards, Christof