Search the Community: Showing results for tags 'nexys 4'.
Found 2 results
Hi, I'm new to your platform and am interested in using the AVR8 softcore on a Nexys 4 development board that has a Xilinx Artix 7 FPGA programmed using Vivado. I've tried using the AVR Core from Opencores <https://opencores.org/project,avr_core> but first ran into problems with RAMB4_S8 not being supported past the Xilinx 6 series FPGAs. Then I had timing errors at low speeds of 4MHz and with their JTAG implementation. I noticed you've had quite a success with modifying the core for the Papilio line. Will your implementation work with an Artix 7 through the Vivado IDE? What would I need to modify in the VHDL to get it working? I'm specifically interested in using avr-gcc to compile C programs and run them on the AVR8 softcore. Any help would be greatly appreciated. Thank you, Patrick
Hello, i've read about fpga project at http://hamsterworks.co.nz/mediawiki/index.php/OV7670_camera and then i have been tryring to compile and synthesize the vhdl program by myself. If i checked syntax one by one, there's no problem (no error). But, when i try to synthesize, the result always not successful because there's no syntax in frame buffer module. So, i'm looking for help about how to fix this problem. Then, i also want to know about what is "IP Block Memory Generator" that the project writer's said at hamsterwork. I am using OV7670 camera module and Nexys 4 FPGA Board. And i dont know how to connect OV7670 to nexys 4 board. Please help me, thank you