Search the Community

Showing results for tags 'and gate'.



More search options

  • Search By Tags

    Type tags separated by commas.
  • Search By Author

Content Type


Forums

  • GadgetBox Universal IoT Hardware
    • GadgetBox General Discussion
  • Papilio Platform
    • Papilio General Discussion
    • Papilio Pro
    • Papilio One
    • Papilio DUO
    • Papilio Wings
    • DesignLab IDE
    • DesignLab Libraries
    • RetroCade Synth
    • Papilio Arcade
    • Papilio Loader Application
    • Papilio Logic Sniffer
    • Retired
  • Electronics
    • Modules
  • Soft Processors
    • ZPUino
    • J1 Forth
    • AVR8 Soft Processor
  • Community
    • Gadget Factory
    • Documentation
    • FPGA Discussions
    • Community Projects
    • Pipistrello
  • Open Bench
    • Open Bench Logic Sniffer at Dangerous Prototypes
    • OpenBench Logic Sniffer at Gadget Factory
  • Gadget Factory Internal Category

Categories

  • Papilio Platform
    • Papilio One
    • Papilio Plus
    • Papilio Wings
    • LogicStart MegaWing
    • ZPUino
    • Papilio Pro
  • Papilio Arcade
  • RetroCade Synth
  • Logic Sniffer
  • FPGAs
  • DesignLab
    • Example Projects
    • Libraries

Categories

  • Papilio FPGA
    • Papilio UCF (User Constraint) Files
    • Papilio Bit Files
  • Papilio Arcade
  • RetroCade Synth
  • General
  • Beta (Test) Releases
  • Books

Find results in...

Find results that contain...


Date Created

  • Start

    End


Last Updated

  • Start

    End


Filter by number of...

Joined

  • Start

    End


Group


AIM


MSN


Website URL


ICQ


Yahoo


Jabber


Skype


Location


Interests

Found 1 result

  1. dawnpaul

    papillio pro

    i have written an AND GATE PROGRAM FOR PAPILLIO PRO SYNTHESISING AND BIT FILE GENERATION COMPLETED SUCCESSFULLY.INPUT a and b are used as switches.output c is LED.no led's are blinking while i change the switch.whate is the speed grade to be selected -2 or -3? vhdl code and ucf are given below..please give a soln library ieee; use IEEE.STD_LOGIC_1164.ALL; entity And_Gate is port(a,b:in std_logic; c:out std_logic); end entity And_Gate; architecture And_Gate_Arch of And_Gate is begin c<=a and b; end And_Gate_Arch; CONFIG PROHIBIT=P144; CONFIG PROHIBIT=P69; CONFIG PROHIBIT=P60; NET "a" LOC="P114" | IOSTANDARD=LVTTL; # C0 NET "b" LOC="P115" | IOSTANDARD=LVTTL; # C1 NET "c" LOC="P123" | IOSTANDARD=LVTTL;