Search the Community

Showing results for tags 'Papilio One'.

More search options

  • Search By Tags

    Type tags separated by commas.
  • Search By Author

Content Type


  • GadgetBox Universal IoT Hardware
    • GadgetBox General Discussion
  • Papilio Platform
    • Papilio General Discussion
    • Papilio Pro
    • Papilio One
    • Papilio DUO
    • Papilio Wings
    • DesignLab IDE
    • DesignLab Libraries
    • RetroCade Synth
    • Papilio Arcade
    • Papilio Loader Application
    • Papilio Logic Sniffer
    • Retired
  • Electronics
    • Modules
  • Soft Processors
    • ZPUino
    • J1 Forth
    • AVR8 Soft Processor
  • Community
    • Gadget Factory
    • Documentation
    • FPGA Discussions
    • Community Projects
    • Pipistrello
  • Open Bench
    • Open Bench Logic Sniffer at Dangerous Prototypes
    • OpenBench Logic Sniffer at Gadget Factory
  • Gadget Factory Internal Category


  • Papilio Platform
    • Papilio One
    • Papilio Plus
    • Papilio Wings
    • LogicStart MegaWing
    • ZPUino
    • Papilio Pro
  • Papilio Arcade
  • RetroCade Synth
  • Logic Sniffer
  • FPGAs
  • DesignLab
    • Example Projects
    • Libraries


  • Papilio FPGA
    • Papilio UCF (User Constraint) Files
    • Papilio Bit Files
  • Papilio Arcade
  • RetroCade Synth
  • General
  • Beta (Test) Releases
  • Books

Find results in...

Find results that contain...

Date Created

  • Start


Last Updated

  • Start


Filter by number of...


  • Start





Website URL







Found 19 results

  1. Hello I need quick start .bit file of papilio one 100k version. Thanks.
  2. danirebollo

    ZPUINO on custom board (Spartan 3)

    Hi everyone, I have a papilio pro working successfully with designlab but I want to use a custom board (like papilio one) with it. I've selected papilio one 250k and "Load circuit" seems to be ok, but when I tried to upload... the output is attached: "Cannot get programmer version, aborting". I've checked COM port, FTDI configuration EEPROM is empty (with FT_prog), papilio drivers are loaded... I also tried to change some values in the FPGA (HSWAP is '0' so every pin will be pullup, but I've pulled up M0 and M2, and M1 to GND. Also "Done" and "init b" pulled up.)... Any help? My XC3S250E has different IDCODE so I've added this line to the devlist.txt file: Papilio-prog seems to work good. What is the problem? Thanks
  3. Dhia

    SUMP Logic Analyzer



    Turn the Papilio One into a 32 channel Logic Analzyer.
  4. Hello For production purpose, i need polygon clearance modified altium design file of papilio one (at least 12 mil clearance), after successfully importing eagle files i tried to increase the clearances but i didn't succeed. Maybe it's because of it's specific polygon pouring used for ground and power tracks.
  5. Hello It is possible to replace 93LC46B serial eeprom with 93C46B (as i checked the difference is in supply voltage range, that is 2.5-5.5 volts for 93LC46B and 4.5-5.5 volts for 93C46B)?
  6. Hello I decide to assemble papilio one myself, is it possible to replace it's original spi flash with AT45DB161D-SU or AT45DB321D-SU? Thanks.
  7. Version 2


    Source code for classic arcade games like PacMan: Galaxian Pac-Man Invaders... For more Games check the Games wiki page and the arcade wiki site
  8. skrisa

    Unrecognized Board

    I purchased these two products from your site in a bundle with a USB cable about 2 months ago and I've recently been having problems with them. Whenever I try to connect them to any computer, the computer doesn't recognize that they are there. They can't be found when I attempt to send bit files to them either. However, they do seem to receive power as the LED's light up. I would like to know if there is a quick fix for this or what else I can do, thanks.
  9. PapilioOne.ucf# Constraints for the Papilio OneNET CLK32M LOC="P89" | IOSTANDARD=LVTTL | PERIOD=31.25ns; # CLKNET phase_a LOC="P91" | IOSTANDARD=LVTTL; # C0NET phase_b LOC="P92" | IOSTANDARD=LVTTL; # C1NET phase_c LOC="P94" | IOSTANDARD=LVTTL; # C2NET phase_d LOC="P95" | IOSTANDARD=LVTTL; # C3NET sw_dir LOC="P11" | IOSTANDARD=LVTTL; # C15NET sw_enable LOC="P15" | IOSTANDARD=LVTTL; # C13NET sw_speed LOC="P17" | IOSTANDARD=LVTTL; # C11Hello everyone, Can anyone help me what these pins are on Papilio One. I am using Xilinx Spartan 6 FPGA board. Can anyone suggest me what pins on Spartan 6 match with the above UCF file of Spartan 3e. Source:
  10. Hi guys. I have a Papilio one 500 with the Logicstart board which I love. Now I also have a ZX spectrum 48 computer which I love as well. I would like to know if it would be ossible in ANY WAY to use the Papilio One Logicstart to convert the output signal from the ZX Spectrum to VGA so I could plug my speccy into a VGA monitor instead of a TV. Is this possible? Can it be done ? Thanks. Steve.
  11. fons

    ADC in C64 Bass Guitar

    Hi, I saw this video from Jeri Ellsworth, in which she creates a bass guitar synth using a Papilio One to do the real-time string frequency analysis. I would like to know how she does the ADC conversion. I am new to FPGA's but AFAIK the Spartan 3E doesn't accept analog inputs. Am I right? Do you think she is using an ADC wing? In the video, it looks like look like she is plugin in the 4 analog inputs directly to the FPGA though, see
  12. Hey guys, I am working on a project to display realtime signal as a plot on the VGA display using Papilio One 500k board with the help of Logicstart Megawing. I'm able to display text message on VGA but it is difficult for me to display a real time signal. It would be very helpful if any of you guys could help me with the logic/program to overcome this difficulty. With regards, Tom

    SIMULINK: SW/HW Hardware Co-Simulation

    Hello everyone, We have successfully used MATLAB/Simulink in order to build a model, compile it and upload the bitstream to a Papilio One 250K. However, we ran into a problem when we tried to use software / hardware co-simulation with the Papilio One FPGA-in-the-loop. More specifically, in order to setup the co-simulation we are required to enter the JTAG options: a) Boundary Scan position (this is the position of the FPGA in the JTAG chain) IR lengths (the length of the instruction registers for all devices on the JTAG chain). I tried to use the auto-detect option but no luck. My questions are: 1) Has anyone managed to use software / hardware cosimulation with the Papilio One 250 K 2) What are the correct values / settings for (a) and ( Thanks Nick
  14. hello I'm new to the FPGA and also papilio. When I send the program to the FPGA in VHDL the program works well. But when I remove the USB cable and put it back to the program disappears and does not work. Is it normal? could keep the program as though cut power? thanks
  15. Version 1.1b


    Generic UCF for Arcade MegaWing targeting the Papilio Pro and Papilio One.
  16. This post cannot be displayed because it is in a password protected forum. Enter Password
  17. This post cannot be displayed because it is in a password protected forum. Enter Password
  18. Dhia

    AVR8 Source Code

    Version 1.6


    Synthesize your custom AVR8 Soft Processor, then upload sketches with the Arduino IDE Quick Links: Arduino IDE Source Code on GitHub
  19. Dhia

    8/16-bit Wing Templates



    Use these EAGLE templates to make your own Wings. The 8-bit Wing has 8 I/O lines. The 16-bit Wing has 16 I/O lines.