Hello. I would like to design a multicore architecture using three MicroBlaze softcore(s) which are connected together using FIFO channels and also connected to the shared memory (DDR-RAM) as presented in the attachment. My question is if I can design the same architecture using Papilio as I've designed it on Genesys Virtex 5 using Xilinx EDK. If yes, which Papilio board should I buy? Thanks.