Rajiv Tyagi

Members
  • Content count

    7
  • Joined

  • Last visited

Community Reputation

0 Neutral

About Rajiv Tyagi

  • Rank
    Newbie
  • Birthday 06/20/1956

Profile Information

  • Gender
    Male
  • Location
    Meerut, India
  1. Dear James, I do intend to tackle VHDL. It's just that now isn't an opportune time. The stupendous success of the Arduino platform can be attributed to the very large body of libraries available. FPGAs have been around for decades but have not made the inroads that microcontrollers have made into our lives, specially after the advent of the Arduino platform. The selection of the Arduino environment by Gadget Factory testifies to the robustness of the Arduino model. Because Gadget Factory's revenue model flows from the sale of the Papilio Board, I would think the availability of libraries is what will leverage revenue, till people like you and me begin creating further libraries. A cascading avalanche of libraries is the way to go... If the learning curve to adopt FPGAs is too steep, it could drive away people considering a migration... Thanks for the pointer about free ISE DVD... Meanwhile, I've downloaded two of the ISE multi-gigabyte files...
  2. Dear James1095, Thank you for the advice. Yes, I'd like to get down to understanding VHDL. Meanwhile, I need to find a solution to my frequency counter problem rather quickly and the Designlab environment with a Zpuino and a counter library seems a very elegant solution to my immediate problem. I know I will eventually get around to learning VHDL. Only now may not be the opportune time... RT
  3. Jack, I've spent almost the entire day reading up on the Papilio board and the Designlab IDE and the tutorials. I need to download the humungously large Xilinx ISE files now and install them, to wrap my head around schematic design... Jack, if you're going to convert Hamster's counter code to a library, please add the following features: 1. The ability to select a smaller gate time, say 100ms, 10 ms, 1 ms etc to enable faster frequency sampling if higher precision is not needed. 2. The choice of dispensing with the 7-segment output or keeping it. 3. The ability to present the max frequency (100 MHz) as a 27-bit word or a 32-bit, 8-digit BCD (99,999,999 MHz) Thanks for answering my first post. That, more than anything else, got me going on this...
  4. Oh a library would be really nice, Jack! I don't think I'm up to wrestling with VHDL right away... R
  5. Jack, Hamster's example - http://hamsterworks.co.nz/mediawiki/index.php/High_Speed_Frequency_Counter - is in VHDL. How and where do I add his code to Designlab? Wow! I can already see this going somewhere...
  6. Thanks Jack! I'm getting guidance from the Guru himself; so I should be able to get along with FPGAs now... I think the first thing I need to do now is buy a Papilio board. Would a Papilio One 500k accommodate this project?
  7. I am planning to jump onto the Papilio/Zpuino/Arduino bandwagon. I have a project in hand that I would like to start with on an FPGA. Only I don't know how to begin... I have been using microcontrollers for decades now... I need to measure a variable frequency between 70 MHz and 90 MHz and use an algorithm to output a variable 0-5 VDC from a DAC. Can I increase the Zpuino clock to 250MHz with the clock Wizard and capture the frequency? Or do I need to create a suitable counter in VHDL, to capture the waveform and measure it using Zpuino? What about the DAC? I know the Papilio will be able to do this, but how do I collect the gen on this? Is there anyone who can guide me on my first project on the Papilio?