jammasterz

Members
  • Content count

    11
  • Joined

  • Last visited

Community Reputation

0 Neutral

About jammasterz

  • Rank
    Member

Profile Information

  • Gender
    Male
  1. jammasterz

    Generating DCM on Papilio Pro

    Hello! I'm following a tutorial called "Intro to Spartan FPGA" : http://forum.gadgetfactory.net/index.php?/page/articles.html/_/papilio/logicstart-megawing/intro-to-spartan-fpga-ebook-r34 and I ran into a problem. In chapter 18, we are supposed to generate a DCM. Unfortunately, this tutorial is written for Spartan 3, and all the options that are available under the clocking submenu in the CORE Generator are for Spartan 3. This means that I have no idea how to create a DCM on Spartan 6. I tried looking for answers on the internet, but the answers were far too technical and I didn't understand much of the content. I was specifically trying to run this code, written by Hamster: http://hamsterworks.co.nz/mediawiki/index.php/FPGA_VGA but it requires DCMs. Why he would need 2 of those is a whole new problem that i will try to take on when I actually get one of them working. Maybe you know how to solve this problem?
  2. jammasterz

    Problems with using separate modules(noob)

    Thank you! I completely forgot that there is a separate tab for warnings. After reading through i spotted that in the module, i never assign the counter to the output variable: So after the process, there has to be count <= counter;Thank you for your time.
  3. jammasterz

    Problems with using separate modules(noob)

    There is no error message, it builds correctly. Then i load it onto Papilio Pro and nothing happens(LEDs 0-3 are not counting up when switch 0 is ON). Also, the constraints are correct, i used the same file for all the tests so far, so there's no need to post them.
  4. Hey there. I'm following this tutorial: http://forum.gadgetfactory.net/index.php?/page/articles.html/_/papilio/logicstart-megawing/intro-to-spartan-fpga-ebook-r34 (By the way there is no code in the repository, only the book itself); I'm currently on chapter 13 and I'm having problems with getting it to work. I'm supposed to: • Create a new module - a 30-bit counter called "counter30", with the following external signals:– clk : in STD_LOGIC– enable : in STD_LOGIC– count : out STD_LOGIC_VECTOR(29 downto 0) • View the ’Instantiation Template’ for your component. Copy the component declaration into your switches_leds.vhd source• In switches_leds create an instance of counter30– Connect the counter’s count output to a bus called count1– Connect the "enable" signal to switch(0)– Connect the clock– Connect the top four bits of count1 to LEDs(3 downto 0). I've spent a ton of time trying to figure out whats wrong but I have no idea. This is what I have so far:The counter30 module:library IEEE;use IEEE.STD_LOGIC_1164.ALL;use IEEE.STD_LOGIC_UNSIGNED.ALL;entity counter30 is Port ( clk : in STD_LOGIC; enable : in STD_LOGIC; count : out STD_LOGIC_VECTOR (29 downto 0));end counter30;architecture Behavioral of counter30 is signal counter : STD_LOGIC_VECTOR(29 downto 0) := (others => '0');begin clk_proc: process(clk) begin if enable = '1' then if rising_edge(clk) then counter <= counter + 1; end if; end if; end process;end Behavioral;The main program: library IEEE;use IEEE.STD_LOGIC_1164.ALL;use IEEE.STD_LOGIC_UNSIGNED.ALL;entity Swiches_LEDs is Port ( switches : in STD_LOGIC_VECTOR(7 downto 0); LEDs : out STD_LOGIC_VECTOR(3 downto 0); clk1 : in STD_LOGIC);end Swiches_LEDs;architecture Behavioral of Swiches_LEDs is COMPONENT counter30 PORT( clk : IN std_logic; enable : IN std_logic; count : OUT std_logic_vector(29 downto 0) ); END COMPONENT; signal count1 : STD_LOGIC_VECTOR(29 downto 0) := (others => '0');begin Inst_counter30: counter30 PORT MAP( clk => clk1, enable => switches(0), count => count1 ); LEDs(3 downto 0) <= count1(29 downto 26);end Behavioral;Does anybody know whats wrong?
  5. jammasterz

    Uploaded program doesn't seem to work

    Actually, I just spoke to my friend that also has bough papilio and he mentioned to me that the LogicStart wing has to be forced in into the papilio board. What I did wrong is that I put the wing on the board and pushed it in until it sat nicely. However with the papilio, the wing has to be pushed really hard until no metal pins are visible. This wasn't clear to me, especially since I've been using arduino that does not require for the shields to be pushed in this deep. Here are two photos about what I'm talking about: Arduino shields, the pins from the shield do no go all the way into the sockets: http://files.hwkitchen.com/200000066-820df8307f/GSM%20Playground%20-%20stackable.jpg Papilio wing, the pins go all the way into the sockets: http://www.element14.com/community/servlet/JiveServlet/showImage/2-88250-175836/20130815_222656.jpg?01AD=3kdjvAUPZpTeYEYrAvLaUpkkMkPdBwfutD1GWlJWU8-tAh1f96V0wrA&01RI=CB8127708AFD004&01NA= When i pushed in the wing into the board completely it started working correctly. I think it would really help noobs like me if that was mentioned in "Get Started" tab on papilio.cc. Also, another thing that is not mentioned anywhere is the fact that when you want to program your papilio when you first received it, you should switch from Jack to USB on the board. As a complete noob i didn't even know that that is something i can change. I haven't played with it much yet but i assume its going to be a lot of fun! Thank you for your time.
  6. jammasterz

    Uploaded program doesn't seem to work

    Before i had 4 diodes from the right turned on, this time one of them is off. Also, the 7-segments are not visibly on for human eye. http://imgur.com/pU6waer
  7. jammasterz

    Uploaded program doesn't seem to work

    Here is the link for the bit file for the last program. It should turn on all the leds on a LogicStart wing. http://www.speedyshare.com/DfEKu/swiches-leds.bit
  8. jammasterz

    Uploaded program doesn't seem to work

    Is it possible that my papilio is broken? Because it really behaves completely random with the diodes and segments blinking. EDIT: I just modified my program to turn all the leds on like this: library IEEE;use IEEE.STD_LOGIC_1164.ALL;entity Swiches_LEDs is Port (LED_0 : out STD_LOGIC; LED_1 : out STD_LOGIC; LED_2 : out STD_LOGIC; LED_3 : out STD_LOGIC; LED_4 : out STD_LOGIC; LED_5 : out STD_LOGIC; LED_6 : out STD_LOGIC; LED_7 : out STD_LOGIC);end Swiches_LEDs;architecture Behavioral of Swiches_LEDs isbegin LED_0 <= '1'; LED_1 <= '1'; LED_2 <= '1'; LED_3 <= '1'; LED_4 <= '1'; LED_5 <= '1'; LED_6 <= '1'; LED_7 <= '1';end Behavioral;The constraints are correct for all the LEDs, I tripple chcecked. But it only turned on diode LED_0 to LED_4, the other ones are off. I think this proves that its broken. Its fresh out of the box and I have only run those 2 programs on it. Do you think I can return it?
  9. Hey there. I hope this is the right tab for this type of question. I just got my Papilio Pro V1.3 along with LogicStart wing V1.2. This is the very first time I play with a FPGA. I follow a tutorial in which I'm told to upload this program: library IEEE;use IEEE.STD_LOGIC_1164.ALL;entity Swiches_LEDs is Port ( switch_0 : in STD_LOGIC; switch_1 : in STD_LOGIC; LED_0 : out STD_LOGIC; LED_1 : out STD_LOGIC);end Swiches_LEDs;architecture Behavioral of Swiches_LEDs isbegin LED_0 <= switch_0; LED_1 <= switch_1;end Behavioral; Pretty basic. Then I created a constraint file, that I modified a little so that the pin numbers are correct for Papilio Pro (tutorial is written for One): # Constraints for Papilio Pro NET switch_1 LOC = "P120" | IOSTANDARD=LVTTL; NET switch_0 LOC = "P121" | IOSTANDARD=LVTTL; NET LED_1 LOC = "P133" | IOSTANDARD=LVTTL; NET LED_0 LOC = "P134" | IOSTANDARD=LVTTL;Then I find the bin file and launch it(yes I have papilio loader installed with all the drivers). I see that the RX and TX diodes are blinking(for about a minute or 2). But then the program doesn't work. The switches don't affect the LEDs at all, and there are some random LEDs that are blinking, and sometimes 2 segments from the built in 7seg blink along with the diodes. I have no idea what I've done wrong.