nick.avlonitis@gmail.com

Members
  • Content count

    3
  • Joined

  • Last visited

Community Reputation

0 Neutral

About nick.avlonitis@gmail.com

  • Rank
    Newbie

Profile Information

  • Gender
    Not Telling
  1. nick.avlonitis@gmail.com

    SIMULINK: SW/HW Hardware Co-Simulation

    Hi Jack, The first test I performed in Simulink is to use pins P88 and P90 to communicate to the Papilio and I can confirm this works. For that I had to communicate to the COM port on Channel B. This is very easy to implement: Just use the Gateway In/out blocks and specify the pins under Implementation->Specify IOB location constraints (For those who want to try it out). The problem I have is when I try to use the FPGA in the loop. I was hoping that Simulink would use Channel A to talk to the FPGA but I haven't managed to make it work. In order to setup the board to be used in the co-simulation I need to specify ( I am not sure why?): a ) Boundary Scan position (this is the position of the FPGA in the JTAG chain) b ) IR lengths (the length of the instruction registers for ALL devices on the JTAG chain). I am missing the above info. Regards, Nick
  2. nick.avlonitis@gmail.com

    SIMULINK: SW/HW Hardware Co-Simulation

    Hi Jack, I was hoping that Simulink could talk to the FPGA via the COM port the FTDI driver creates. Would a possible solution be to by-pass the FT2232 and talk directly to the FPGA? Do I need a JTAG programmer for that? Would there be an interference from the FT2232 when I will try to talk to the FPGA? Regards, Nick
  3. nick.avlonitis@gmail.com

    SIMULINK: SW/HW Hardware Co-Simulation

    Hello everyone, We have successfully used MATLAB/Simulink in order to build a model, compile it and upload the bitstream to a Papilio One 250K. However, we ran into a problem when we tried to use software / hardware co-simulation with the Papilio One FPGA-in-the-loop. More specifically, in order to setup the co-simulation we are required to enter the JTAG options: a) Boundary Scan position (this is the position of the FPGA in the JTAG chain) IR lengths (the length of the instruction registers for all devices on the JTAG chain). I tried to use the auto-detect option but no luck. My questions are: 1) Has anyone managed to use software / hardware cosimulation with the Papilio One 250 K 2) What are the correct values / settings for (a) and ( Thanks Nick