Lstout

Members
  • Content count

    11
  • Joined

  • Last visited

Community Reputation

0 Neutral

About Lstout

  • Rank
    Member
  1. Hi, For some real time reason i would like to give acces to one of my VHDL module to the SDRAM. I manage to do it with the SDRAM wrapper used in the ZPUino. My problem is that on papilio pro board the ZPUIno uses the 8Mb SDRAM ressource to store and run sketches. So i can not manage to share the use of the SDRAM between the core and my vhdl module. I was wondering if it was existing a way to do that ? Or may be if a configuration was existing to setup the ZPUIno to make it use the 64Kb of SRAM avalible on the LX9 chip to run sketches, and let the SDRAM free to be used by a vhdl module ? am i clear ?
  2. Yes, this one solved it Thank you Alvie.
  3. Hi, no sorry it's still exactly the same.
  4. The flash is MX (macronix) (MX25L6445)
  5. i am using a papilio-pro board with the ide arduino-0102. Below is what i get if i try to load twice the sketch without ereasing and re-burning the bit file. An other thing is I understood that the IDE was suppose to burn the sketch, but if i do a OFF - ON on the board the program is lost. Board: Unknown board @ 96000000 Hz (0xa4041700) Verification failed at 0x00060000! 05 18 02 ca 31 0a fa de a4 04 17 00 0b 0b 0b ae 80 04 00 00 0b 0b 0b 0b 88 08 0b 0b 0b ad d1 2d 0b 0b 0b 0b 88 0c 04 00 00 00 00 00 04 02 fc 05 0d 81 0b 80 e4 80 80 88 0c 80 e0 51 ae c1 2d 02 84 05 0d 04 02 fc 05 0d 82 0b 80 e4 80 80 88 0c 80 e0 51 ae c1 2d 02 84 05 0d 04 02 f4 05 0d 74 84 11 08 71 08 29 82 b0 0a 0c 53 80 e0 51 ae c1 2d 02 8c 05 0d 04 02 f8 05 0d 73 75 84 12 0c 51 a0 d7 2d 02 88 05 0d 04 02 f0 05 0d 75 77 54 54 86 d0 74 0c 80 52 72 51 ad d0 2d 81 52 72 51 ad dc 2d 72 10 10 84 80 05 53 8c 0b 81 90 0a 14 0c 87 e8 52 73 51 a0 f2 2d 73 51 a0 a9 2d 02 90 05 0d 04 02 fc 05 0d 72 84 11 08 88 0c 51 02 84 05 0d 04 80 e4 80 80 84 08 88 0c 04 72 82 2b 88 0c 04 02 f4 05 0d 75 52 74 51 a1 d7 2d bc 52 88 08 51 bb 81 2d 80 0b 88 08 24 8a 38 88 08 51 b9 b1 05 1c a3 db 31 0a fa de a4 04 17 00 0b 0b 0b ae c0 04 00 00 0b 0b 0b 0b 88 08 0b 0b 0b ad d3 2d 0b 0b 0b 0b 88 0c 04 00 00 00 00 00 04 02 fc 05 0d 81 0b 80 e4 80 80 88 0c 80 e0 51 ae d1 2d 02 84 05 0d 04 02 fc 05 0d 82 0b 80 e4 80 80 88 0c 80 e0 51 ae d1 2d 02 84 05 0d 04 02 f4 05 0d 74 84 11 08 71 08 29 82 b0 0a 0c 53 80 e0 51 ae d1 2d 02 8c 05 0d 04 02 f8 05 0d 73 75 84 12 0c 51 a0 d7 2d 02 88 05 0d 04 02 f0 05 0d 75 77 54 54 86 d0 74 0c 80 52 72 51 ad d4 2d 81 52 72 51 ad de 2d 72 10 10 84 80 05 53 8c 0b 81 90 0a 14 0c 87 e8 52 73 51 a0 f2 2d 73 51 a0 a9 2d 02 90 05 0d 04 02 fc 05 0d 72 84 11 08 88 0c 51 02 84 05 0d 04 80 e4 80 80 84 08 88 0c 04 72 82 2b 88 0c 04 02 f4 05 0d 75 52 74 51 a1 d7 2d bc 52 88 08 51 bb 85 2d 80 0b 88 08 24 8a 38 88 08 51 b9 b9 Programming completed WITH ERRORS in 1.88 seconds.
  6. Both in fact, I 'd like to generate a composit fpga+sketch file. And i also have a problem with the IDE: i can only load my sketch once after having burned the bit file. The second time and following there is some verify errors. To make it work again i have to do a global erease with the papilio loader and then burn again the bit file. But its quit long each time... It looks like the IDE does not erease the memory space of the sketch before writing. Because if i try to load the sketch twice without any change it's ok, but if i do a change i have to reburn every thing. Have you face that before ?
  7. Hi, How can i program an arduino sketch for ZPUino to the spi flash ? Is it by creating a merged .bit file with the firmawre ? but how to do this ? The papilio loader offer the posibility to do this merging with the .bmm and .hex file, but how to get the hex file form the Arduino ide ? thanks
  8. Lstout

    ZPUino Wishbone Simulator

    Hi, this simulation project is very usefull as the ZPUino is quite long to synthesize. Juste a remarque, I used this simulation project to simulate a custom periferal of my own based on the exemples of this topic: The exemple 1 is not working with the simulator because of "Asynchronous acknowledge" i guess. I had to move my periferal on the exemple 2, and it works perfectly.
  9. Lstout

    Video Problem

    Hi Jack, i am working with skyseb on the same project. Some tutorial video don't work anymore, at least: http://papilio.cc/index.php?n=Papilio.DigitalClockManager http://papilio.cc/index.php?n=Papilio.CustomAVR8UserCore I followed them some months ago and it was very helpfull thanks for that, but today we have black screens instead of videos. I tryed on several computers with sevral navigators (ie, Firefox, Chrome) but it is the same. Youtube videos works well, but not the tutorials ones. I have the last release of Shockwave flash 11.6.602.180 i don't know if it is linked. Thank in advance. LStout.
  10. Lstout

    Problem using custom build

    Hi, does anybody found the solution? i tried every thing propose in this topic without result. the data2meme.exe (14.2) is crashing when i try to upload my board, and i have the message: Merging Verilog Mem file with Xilinx bitstream: make: *** [pcustom] Error -1073741515 The one in the papilio arduino works fine if i modify manually my _bd.bmm file. Any sugestions ?