Jack Gassett

  • Content count

  • Joined

  • Last visited

Community Reputation

0 Neutral

1 Follower

About Jack Gassett

  • Rank
    Aspiring Inventor
  • Birthday 03/12/1974

Contact Methods

  • Website URL http://www.gadgetfactory.net

Profile Information

  • Gender Male
  • Location Westminster Colorado
  • Interests Snowboarding, electronics, Open Source Hardware, guitar.
  1. How do I convert a Pro project to DUO?

    Hello Robin, We would need more of the error message that you are seeing. You might need to scroll up and look through the log files until you see what is going wrong. You can also attach you project here and I can take a look at it. Jack.
  2. Papilio DUO 2MB, ZPUino Vanilla sketches, max RAM size

    Excellent! Glad to hear its working now. Jack.
  3. Papilio DUO 2MB, ZPUino Vanilla sketches, max RAM size

    Hello sgygax, Please give this attached project a try, it is working for me. Be sure to load the circuit included in the attached project to your Papilio DUO board before loading the sketch. All I did is resynthesize the "#define circuit ZPUino_Vanilla" circuit. The pre-synthesized version that is included must have been an older version because when I resynthesized it and looked at the synthesis and map reports it shows that all 21 pins are connected and it works. When I tried your same sketch with the default ZPUino_Vanilla circuit it did not work... Jack. mem_test-180120a.zip
  4. Papilio DUO 2MB, ZPUino Vanilla sketches, max RAM size

    Ok, I just checked the HDL and the synthesis/map reports and it is definitely mapping 21 pins for a total of 2^21 = 2,097,152 address space... I'm going to have to do testing with an actual board next but unfortunately I closed down the GadgetFactory office about a month ago and everything is still in boxes in a storage space, so I have to dig through boxes to find a 2MB DUO first... We should be able to get this figured out by this weekend at the latest. Jack
  5. Papilio DUO 2MB, ZPUino Vanilla sketches, max RAM size

    Sgygax, When you say you are using "ZPUino SOft Processor Vanilla v2.0" can you confirm where you are getting it from? Can you try opening the ZPUino DUO Quickstart sketch and load the ZPUino bit file associated with that sketch to your FPGA and then try your sketch again? Making sure that the board you have selected is the Papilio DUO 2MB... I'm 99% certain that I've run memory tests on that bit file to ensure that all the memory is usable... But it's been a while. Jack.
  6. Papilio DUO 2MB, ZPUino Vanilla sketches, max RAM size

    Hello sgygax, I'm not in front of a computer to look at this right now, hopefully I can take a look tonight and get back to you. Jack.
  7. Designlab1.0.7b and ISE designsuite14.7 compatability

    Yay, Glad you got it sorted out... Jack
  8. Papilio DUO Gameduino sketches not compiling

    Hello, Did you get this to work? I think the important thing is that you need to have the selected board as the AVR board and not the FPGA board. Jack.
  9. Programing Error Codes

    Hello, Did you get this resolved? If not can you post the full error message? I also suggest comparing the *.xise file with a known good xise file using a text editor to see what the differences might be. Jack.
  10. hamster tutorial help

    Excellent, glad you got that sorted out too. BTW, I'm working on new papilio pro examples over at gitlab. I've still got a long way to go but it might be interesting to see what you think. https://gitlab.com/Papilio-FPGA/papilio-quickstart-vhdl I've also put together a cloud environment so you don't have to mess around with installing Xilinx ISE to synthesize these new projects. You will need to place your Xilinx.lic file in ~/.Xilinx/Xilinx.lic for it to work. Keep in mind this is all just tests that I'm running, not really ready for prime time yet. But might be worth checking out if you are interested. https://codenvy.io/f?id=factoryyd01z6lgdawlk52f Jack
  11. Path of least resistance for beginner..

    Rob, Glad you got it working, there are tutorials over at http://learn.gadgetfactory.net that can help you get started too. Jack.
  12. DesignLab_Examples/00.Papilio_Schematic_Library/Libraries/Wishbone_Peripherals is outdated, you should use the other one... I will have to take a look later at how to update that library, it has been a while. Jack
  13. AVR8 Core on Nexys 4 Artix 7 using Xilinx Vivado

    Hello Patrick, It shouldn't be too hard to compare the datasheet for RAMB4_S8 and compare it to the equivalent thing for the Artix 7 and then make the changes you need to make it work. I had to do that when I made it work for the Spartan 6, it was different memory block between Spartan 3E too. The other thing to figure out is if the tools to load code into BRAM is different between Vivado and ISE... Even if they are, maybe you can just use the ISE tool, data2mem. Good luck, Jack.
  14. Super Breakout preview

    Hello James, Killer! I'm curious about the tools, workflow, and methodology that you use while working on these games. Is it something you can write some more about? I don't know if you saw that I'm working on a cloud based ide solution for the Papilio, I can't help but wonder if we can package up everything needed to work on these types of games into Docker and make it easier for people to start hacking on these types of projects? What do you think? The big roadblock to this type of thing in the past has just been getting all of the tools setup to hack on your own arcade games. But if we can automate that process and just provide a link that people click (which I have almost ready to go) on and have a web ide with all the tools setup and ready to rock, then they can just look at source code and do stuff like change "High Score" to "My High Score" then it would be awesome.
  15. SPI MODE0

    Hey, Did you have any luck with this? I was sick all last week so was not watching the forums very well. This is a question that Alvie can probably answer easily, but I think a search of the forum might answer it too... I seem to remember a post about this topic before. Jack.