OV7670 Camera and FPGA Board Nexys 4


Nadiagiza

Recommended Posts

Hello, i've read about fpga project at http://hamsterworks.co.nz/mediawiki/index.php/OV7670_camera

and then i have been tryring to compile and synthesize the vhdl program by myself. If i checked syntax one by one, there's no problem (no error). But, when i try to synthesize, the result always not successful because there's no syntax in frame buffer module. 

So, i'm looking for help about how to fix this problem. Then, i also want to know about what is "IP Block Memory Generator" that the project writer's said at hamsterwork. 

I am using OV7670 camera module and Nexys 4 FPGA Board. And i dont know how to connect OV7670 to nexys 4 board. 

Please help me,

thank you

 

 

post-37422-0-49538200-1414374673_thumb.j

post-37422-0-21618800-1414375050_thumb.j

Link to comment
Share on other sites

For the frame buffer you will need to add an "IP Core" to your project. 

 

The instructions at http://www.dejazzer.com/ee478/labs/lab5_mem_internal.pdf should be enough hints to get you started.

 

I can't publish the code on my WIki as it is © Xilinx, and the resulting files will be different for your board than they are for mine.

 

Mike

Thank you very much Mike. I have succeed generate ip block memory and also succeed compailing the program. Your code at hamsterwork really help me :') 

post-37422-0-25916300-1414907778_thumb.p

Link to comment
Share on other sites

  • 4 weeks later...
  • 4 months later...

Archived

This topic is now archived and is closed to further replies.