Guest geir Posted November 7, 2011 Report Share Posted November 7, 2011 Hi Is it possible to use the papilio loder with openBench logic sniffer??? Link to comment Share on other sites More sharing options...
Jack Gassett Posted November 8, 2011 Report Share Posted November 8, 2011 Hello geir, Unfortunately, its not possible. There are two problems: 1) The Papilio uses a FT2232 USB chip while the OLS uses a PIC micro chip. 2) The OLS is not very suitable for much besides Logic Analyzing due to its tiny voltage regulators... At the time we designed the OLS it seemed like a good idea, but in retrospect it has made the device less useful then it could be. Jack. Link to comment Share on other sites More sharing options...
Guest geir Posted November 10, 2011 Report Share Posted November 10, 2011 Hi What I'm trying to do is implement a Bitcoin miner on it. (just for learning FPGA's) https://github.com/progranism/Open-Source-FPGA-Bitcoin-Miner Do you think this would be possible?? Link to comment Share on other sites More sharing options...
Guest geir Posted November 10, 2011 Report Share Posted November 10, 2011 Just to be able to put it in a uart brigd mode would help alot Link to comment Share on other sites More sharing options...
Jack Gassett Posted November 14, 2011 Report Share Posted November 14, 2011 Geir, I did at one point make a quick attempt to synthesize the bitcoin project for the Papilio One 500K board. I let it run for several hours and it was not successful. That doesn't mean that with more effort it can be synthesized for the Papilio, but I made a quick attempt that did not work. Jack. Link to comment Share on other sites More sharing options...
Recommended Posts
Archived
This topic is now archived and is closed to further replies.