Search the Community

Showing results for tags 'xilinx'.

  • Search By Tags

    Type tags separated by commas.
  • Search By Author

Content Type


Forums

  • Community
    • Gadget Factory Reboot 2022-2023
    • Gadget Factory
    • Documentation
    • FPGA Discussions
    • Community Projects
  • Soft Processors
    • Migen/LiteX/Risc-V
    • ZPUino
    • J1 Forth
    • AVR8 Soft Processor
  • Electronics
    • Modules
  • Papilio Platform (Retired)
    • Papilio General Discussion
    • Papilio Pro
    • Papilio One
    • Papilio DUO
    • Papilio Wings
    • DesignLab IDE
    • DesignLab Libraries
    • RetroCade Synth
    • Papilio Arcade
    • Papilio Loader Application
    • Papilio Logic Sniffer
    • Pipistrello
    • Retired
  • Open Bench (Retired)
    • Open Bench Logic Sniffer at Dangerous Prototypes
    • OpenBench Logic Sniffer at Gadget Factory
  • GadgetBox Universal IoT Hardware (Retired)
    • GadgetBox General Discussion
  • Gadget Factory Internal Category

Categories

  • Papilio Platform
    • Papilio One
    • Papilio Plus
    • Papilio Wings
    • LogicStart MegaWing
    • ZPUino
    • Papilio Pro
  • Papilio Arcade
  • RetroCade Synth
  • Logic Sniffer
  • FPGAs
  • DesignLab
    • Example Projects
    • Libraries

Categories

  • Papilio FPGA
    • Papilio UCF (User Constraint) Files
    • Papilio Bit Files
  • Papilio Arcade
  • RetroCade Synth
  • General
  • Beta (Test) Releases
  • Books

Find results in...

Find results that contain...


Date Created

  • Start

    End


Last Updated

  • Start

    End


Filter by number of...

Joined

  • Start

    End


Group


AIM


MSN


Website URL


ICQ


Yahoo


Jabber


Skype


Location


Interests

Found 4 results

  1. Hi, I'm new to your platform and am interested in using the AVR8 softcore on a Nexys 4 development board that has a Xilinx Artix 7 FPGA programmed using Vivado. I've tried using the AVR Core from Opencores <https://opencores.org/project,avr_core> but first ran into problems with RAMB4_S8 not being supported past the Xilinx 6 series FPGAs. Then I had timing errors at low speeds of 4MHz and with their JTAG implementation. I noticed you've had quite a success with modifying the core for the Papilio line. Will your implementation work with an Artix 7 through the Vivado IDE? What would I need to modify in the VHDL to get it working? I'm specifically interested in using avr-gcc to compile C programs and run them on the AVR8 softcore. Any help would be greatly appreciated. Thank you, Patrick
  2. Some pics of my IoT RGB panel board. Took some time to actually take some photos today while assembling one. This is the 9th assembled board. Not final release - I still have to do some modifications (mostly to improve its capabilitites). RGB332 tested OK, perhaps better bitdepth will be possible... working on it. Top view: Xilinx XC2C32 CPLD, in charge of panel control: 3.3 and 1.8 LDO. Caps. Close-up on CPLD. Nice soldering. Thanks Jack to make me go back to Kenston Flux pen. Board top overview, along with stock XC2C32. Bottom view. Passives (mostly caps) and ESP8266 - the heart of the design. And fully assembled board. Some components are optional and not populated. Will be removed in version 1.1. What can it do ? Well, many things.... Let me know if you want to watch some demos. Alvie
  3. HI, I am going to start teaching a course on Xilinx FPGAs. I just found this, apparently wonderful, Papilio DUO board, which, if my understanding is correct, can be used by the Arduino instructors as well. I would like to know: 1) what parts do I need to be able to program the Papilio DUO using Xilinx's software? -> programming cable? 2) is there any recommended additional board that will "do something" using this Xilinx's software?
  4. After finding the software i needed to make use of the design lab, i've encountered some obstacles. It's asking me to fill out company related info.