Search the Community: Showing results for tags 'uart'.



More search options

  • Search By Tags

    Type tags separated by commas.
  • Search By Author

Content Type


Forums

  • GadgetBox Universal IoT Hardware
    • GadgetBox General Discussion
  • Papilio Platform
    • Papilio General Discussion
    • Papilio Pro
    • Papilio One
    • Papilio DUO
    • Papilio Wings
    • DesignLab IDE
    • DesignLab Libraries
    • RetroCade Synth
    • Papilio Arcade
    • Papilio Loader Application
    • Papilio Logic Sniffer
    • Retired
  • Electronics
    • Modules
  • Soft Processors
    • ZPUino
    • J1 Forth
    • AVR8 Soft Processor
  • Community
    • Gadget Factory
    • Documentation
    • FPGA Discussions
    • Community Projects
    • Pipistrello
  • Open Bench
    • Open Bench Logic Sniffer at Dangerous Prototypes
    • OpenBench Logic Sniffer at Gadget Factory
  • Gadget Factory Internal Category

Categories

  • Papilio Platform
    • Papilio One
    • Papilio Plus
    • Papilio Wings
    • LogicStart MegaWing
    • ZPUino
    • Papilio Pro
  • Papilio Arcade
  • RetroCade Synth
  • Logic Sniffer
  • FPGAs
  • DesignLab
    • Example Projects
    • Libraries

Categories

  • Papilio FPGA
    • Papilio UCF (User Constraint) Files
    • Papilio Bit Files
  • Papilio Arcade
  • RetroCade Synth
  • General
  • Beta (Test) Releases
  • Books

Found 6 results

  1. Dear Altruists, I'm new to Papilio Pro FPGA. I designed my circuit with VHDL and also synthesized it, and it is ready to be loaded in the papilio pro fpga. My circuits interface has an input of 64 bits and output of 1 bit. I need only to send this 64 bit data from my pc to FPGA and receive the output of 1 bit ( please check the uploaded circuit interface). I already watched most of the learning videos. I have already contacted Mr. Alvie and thanks to him he reply with an answer, but it was a little difficult for me to understand as I am new to FPGA. His answer was that I should connect my circuits to one of wishbone ZPUino slots, and use ZPUino to interface with the USB/serial using software moving data to and form my circuits. However, the things that I don't understand are that: 1. Should i connect my circuits to wishbone bridge and then connect my circuits to the wishbone slots as you did here ( http://gadgetfactory.net/learn/2015/05/14/designlab-libraries-make-a-wishbone-library-2/). If the answer yes, should I connect the the both input and output to the wishbone bridge. If answer no, then should I interface my circuits directly to the ZPUino wishbone slots. 2. If I connect my circuits to ZPUino wishbone slots. The input 64 bits and the output 1 bit should be connected to what to the slots or Paplilio Pro Pins. 3. Mr. Jack illustrate in the learning site videos that ZPUino should be loaded to the SPI not to the FPGA Spartan6. So, If I am going to interface my design to ZPUino how can I load the circuits to the FPGA. 4. If I am going to make an interface of the UART I think I just need to follow as same as Mr. Jack did in this video( http://gadgetfactory.net/learn/2013/11/15/papilio-schematic-library-10-serial-ports/ ) Please forgive my shortcomings. I am new to these things. Any help will be highly appreciated. Thanks
  2. Hello, at last I have time to play with FPGAs .. I wanted to connect arduinos trough serial to the Duo which then talks to the PC. I used the DesignLab example for "Multiple serial ports " and looked also in http://gadgetfactory.net/learn/2013/11/15/papilio-schematic-library-10-serial-ports/ the Duo can talk to itself via the UARTS , but when I connect an Arduino (to uart 1 or change the code ..)there is no communication. I have only one Duo can someone else test ? Ediit : int inByte = 4;Serial1.write(inByte);Serial write works only with a constant , but print does not work at all. thanks, Filip
  3. From the documentation: I would like to use the internal FT2232 in the Papilio Pro as a simple USB-to-UART (for programming an Arduino, for example), but it seems the RX and TX pins are not connected to the headers. What is the fastest way to use the internal FT2232 to achieve such a thing? P.S. Maybe upload a program for the FPGA that merely connects the RX and TX (P101 and P105) to two other arbitrary pins?
  4. Hi! I have a weird problem with my papilio pro board. I am sending large amounts of data over the uart port to an attached computer. Sometimes, the computer reads a nullbyte (0x00), which was not sent by me. I tried ZPUino and Misoc's LM32 on the papilio side and a couple of Java serial libraries as well as pyserial on the computer's side for reading. All with the same problem. Some guys in IRC told me that this might be an hardware related issue an I need to stitch the ground plane together with a bunch of short bridges across signal traces. Is this a well known problem? I am not a hardware expert, so I might need some advice or maybe a picture from a fixed board to exactly know what I need to do. Thank you!
  5. Hello, I'm wondering if anyone made another uart in avr8 papilio 250k to be used with external peripherals. I tried to edit the vhd files. But its difficult since I'm new to VHDL. I have some experience with Verilog. since Can you give me a VHDL or Verilog example. Thank you.
  6. I got a Papilio One 250 (ver 2.04) a few weeks ago, and have gone through Hamster's book and other tutorials. My problem is I am unable to get UART communications to work. I found the tutorial on the high speed set up. The videos are not available though. If they are available some place else please let me know so I can check my set up against them. Here is what I have done so far to get this working. First I used the bit file from the website for the 250 high speed UART example. I loaded it to the board and connected a terminal app to the second com port. There was no echo when I sent a character or twenty. I tried it at 9600 baud and up on the port connection. So then I got the source code and the files from Xlinx for the Picoblaze. I added the Picoblaze files to the project and it compiles. I see that the code looks like it is set up to echo what comes in. I read their notes and saw how the baud rate is set. I'm not sure if this is just the speed between the FPGA and the FTDI chip, or that the comport baud rate is effected by this. I could use some clarification on this point. In the Baud_timer process I set if baud_count=17 for 115200 baud. This didn't respond. I also tried 208 for 9600 baud to to avail. So for some debugging I set the code up to turn on led 1 when running and led_0 when data_present goes high and stay on. I get the running led but never get data present led. My thinking leads me to believe there may not be any signals making it to the FPGA from the FTDI chip or I have missed some setting from the videos that I don't know about. I think my next test it to reroute the incoming pins 88 and 90 to some out going pins and set the logic analyzer on them to see if there is something getting to the FPGA. Any help is greatly appreciated.