Search the Community: Showing results for tags 'papilio loader'.



More search options

  • Search By Tags

    Type tags separated by commas.
  • Search By Author

Content Type


Forums

  • GadgetBox Universal IoT Hardware
    • GadgetBox General Discussion
  • Papilio Platform
    • Papilio General Discussion
    • Papilio Pro
    • Papilio One
    • Papilio DUO
    • Papilio Wings
    • DesignLab IDE
    • DesignLab Libraries
    • RetroCade Synth
    • Papilio Arcade
    • Papilio Loader Application
    • Papilio Logic Sniffer
    • Retired
  • Electronics
    • Modules
  • Soft Processors
    • ZPUino
    • J1 Forth
    • AVR8 Soft Processor
  • Community
    • Gadget Factory
    • Documentation
    • FPGA Discussions
    • Community Projects
    • Pipistrello
  • Open Bench
    • Open Bench Logic Sniffer at Dangerous Prototypes
    • OpenBench Logic Sniffer at Gadget Factory
  • Gadget Factory Internal Category

Categories

  • Papilio Platform
    • Papilio One
    • Papilio Plus
    • Papilio Wings
    • LogicStart MegaWing
    • ZPUino
    • Papilio Pro
  • Papilio Arcade
  • RetroCade Synth
  • Logic Sniffer
  • FPGAs
  • DesignLab
    • Example Projects
    • Libraries

Categories

  • Papilio FPGA
    • Papilio UCF (User Constraint) Files
    • Papilio Bit Files
  • Papilio Arcade
  • RetroCade Synth
  • General
  • Beta (Test) Releases
  • Books

Found 2 results

  1. Hello I have a Problem i have a DAC that is controlled by the Papilio one 250k. I have a 512 byte array with a sine wave stored in it and I read the array to a IO port. Now the problem: It works most of the time if I programm it only to the FPGA. By working I mean that i can see a beautiful sine wave at the oszi. If I programm it several times it works not always, but the programming of the FPGA is so quick I can try until it works. If it doesn't work the wave form is periodic, not a sine tough. But this tells me that the read of the array works but not the write. If I programm the SPI flash it doesn't work and I get a wave form but it isn't a sine at all. I initalize the array a such: type memory_t is array(0 to 511) of std_logic_vector(7 downto 0);-- Declare the RAMsignal ram_bank : memory_t;and i access it as so: -------------------------------------------------------------------------- write Portprocess(clk_200)begin if(falling_edge(clk_200)) then if(w_en = '1') then ram_bank(to_integer(unsigned(add_w))) <= ram_in; end if; end if;end process; -------------------------------------------------------------------------- read Portprocess(clk_200)begin if(rising_edge(clk_200)) then if(r_en = '1') then ram_out <= ram_bank(to_integer(unsigned(add_r))); end if; end if;end process;I tried to run both processes at the rising edge but this doesn't work at all. The read and write is controlled by a FSM, there is never a read and write at the same time. As you can see I use the ram at 200MHz, is this to fast? I use a microblaze MCS to controll the hole thing, so the MCS has the array static in it and writes it to the dac controller fsm, it stores it in the array and after that it is read periodical. If anyone has a clue. Ohm dac_man.vhd
  2. Good day, I wrote a VHDL code in Xilinx 14.4 for the Papilio One 500k. After successfully generating the bit file, the Papilio Loader is unable to successfully load my board with the bit file. Wondering if the code was correct, I changed the Device package and constraints file to match another FPGA of mine. The code works as it is supposed to. To verify that the Papilio One board is functioning properly, I downloaded the test bit file and loaded the Papilio One successfully using the Papilio Loader with Windows 8.1. The test bit file is perfect. So far I have verified that the code is correct, the Papilio One 500k works properly, the Papilio Loader is also working properly on Windows 8.1 when used with anything other than my bit file and Xilinx is working as it is supposed to with Windows 8.1 since I can load my other FPGA. I did email my Papilio One bit file to someone who has a Windows 7 computer and loading it using the Papilio Loader on their computer. The bit file was able to load correctly and the code worked perfectly. i was wondering if you have come across an issue between Windows 8.1, Xilinx 14.4 and the Papilio Loader. Xilinx and Windows 8.1 have never been an issue when writing code and loading the other FPGA. Is Xilinx on Windows 8.1 unable to successfully write a bit file that the Papilio Loader on Windows 8.1 cannot understand? I found it interesting that the test file (which I do not know how or what program was used to write it) worked perfectly and my bit file is correct if loaded using a Windows 7 but not Windows 8.1. Looking into this issue on the gadget factory website, their are two different webpages that discuss Windows 8 and the Papilio Loader. The older webpage discusses that Windows 8 will not allow the device driver to install and to override this by accessing the terminal. The other, more recent, webpage discusses that Windows 8 has the most up to date and necessary driver to run papilio and to cancel out of the driver installation part. I exited the driver installation when asked instead of accessing the terminal because that was the most recent webpage. My Windows 8.1 laptop is fairly new. I have installed, uninstalled and re-installed the Papilio Loader several times. I know that this explanation is hard to follow. I apologize for that. Thank you for your help.