• Content count

  • Joined

  • Last visited

Community Reputation

0 Neutral

About bnusbick

  • Rank

Profile Information

  • Gender Not Telling
  1. Jack and Alvie, I would really like to try experiment with your Logic Analyzer implementation that uses DMA on a 2MB Duo. In an earlier message you said you didn't have DMA working but could simulate it, and in a later message you seemed to suggest that DMA is working. If I want to use your latest version, where should I get it, and what works and what doesn't? In your video, it is not using the OLS client, but instead is using an Zpuino program and the terminal. Is this still the way it works? Thanks, Blake
  2. Jack, I already have that source code. I am interested in the source code to the one that is included in Design Lab 1.0.7. Blake
  3. Hi Jack, Thanks, now I can get the original Logic Analyzer to work on the Duo. Since I can't get the one that you modified to work with the Zpuino to sample, could you point me to the source files that you based your Zpuino changes on, which I hope is the original one that works. Hopefully, by studying the differences I can see what changes are necessary to make it work with the Zpuino, and why there seems to be an issue. Thanks, Blake
  4. Correction--channel 0 is high and all the rest are low. Channel 0 is high even if I have nothing connected. Blake
  5. Jack, When I load the DesignLabs logic analyzer into my Papilio One 250K, it works fine. When I run the original DesignLabs logic analyzer into my Papilio Duo and connect 3.3 volts to the pin labeled MOSI-11, I still see all 32 logic analyzer pins all low (this is done with the AVR disabled). I am using DesignLab-1.0.7. Any suggestions? Thanks, Blake
  6. Jack, I am also having trouble getting the logic analyzer that comes with DesignLab to actually capture data. When I load it and an AVR program that just sends "Hello world" out at 115200 bps, I don't see any transitions on the logic analyzer. I know the AVR program is running since I can set it in the serial port monitor. In the logic sniffer I am selecting Papilio DUO -64K Memory. For acquisition I am choosing Sampling Clock Internal, Sampling Rate 1.000 MHz, Recording Size 64.00 kB. I cycled through Channel Group 0-3 one at a time each in four acquistions, and I didn't see any transitions on any of the channels. The capture is finishing, so it doesn't seem to be a communication problem. Do you have any ideas on what the problem can be? Thanks, Blake
  7. Jack, I too can't get this Wishbone logic analyzer to work for me. I am using libraries/Wishbone_Sump_LA/examples/OLS_Client.ino (after moving it to a new project). I had to make some modifications to it since the one in the .zip file does not compile without errors. It looks like you were changing how buffer was defined and actually have the diff markers in the file. I just changed buffer to be a defined as a 300000 entry 32-bit array. When I run the original Logic Analyzer that came with DesignLab, it can find the device on ttyUSB1, and it quickly fills up the buffer when I start the capture. However, when I download the the Wishbone one and select Papilio Duo-Wishbone Memory, and choose sampling rate of 2 MHz with recording size 128 KB, it just displays "Capture from OpenBench LogicSniffer started at ...". If I unplug the Duo board and plug it in again, it displays "Capture failed! Device not found!". Do you have any ideas why I am encountering these difficulties and have any suggestions on debugging them? I do have a 2MB Duo board. Thanks, Blake
  8. Hi Jack, I am trying unsuccessfully to run Hamster's cheapscope project. I see no activity. In an attempt to simplify things, I first wanted to see if I could just send something out the serial port. Looking at the generic Papilio One constraint file, I would think I should send on TX, which maps to P88, but ISE won't generate the code when I do that (and also P88 has a pullup, which would indicate that it should be an input). Should I actually be mapping UART TX to RX in the generic constraint file, which is P90? When I created a simple program in DesignLabs with ZPuino transmitting out the serial port, I saw the RX LED blink at the same rate I was sending out messages. However, when I sent out a 1 KHz waveform to P90 in straight VHDL, I didn't see the RX LED blink. When I mapped the 1 KHz waveform to P86, I did see the waveform on an oscilloscope. Regards, Blake
  9. Hi Jack, Thank you very much for the .zip file. I was able to get it to work as expected. Now that I see one mapping work, maybe I can debug my other issues by myself. I do notice that the first line in papilio_duo_ucf is: # UCF file for the Papilio Pro board which doesn't inspire confidence. Blake
  10. Hi Jack, I can't get the simple inverter circuit to work with my LogicStart and Duo. As in your video, I just connect a switch to an inverter symbol, which I connect to the LED. I labeled the input to the inverter Arduino_0, and the output from the inverter Arduino_48. When I click on generate programming file, it completes successfully, but after successfully downloading the circuit, nothing happens. I also notice that ISE does not create a .vhd file. Should it? I am trying this example because I couldn't get your debounce input to work either. I noticed in that case that it at least created a .vhd file. Maybe the quickest way would be for you to create an example FPGA circuit sketch (no AVR or Zuino) that you verified works, and see if I can replicate it on my Duo + LogicStart Shield setup. I know the LogicStart shield works because when I load the LogicStart_Shield_Verification circuit and code, the LEDs, switches, buttons, VGA, and sound all work. However, this example controls everything through the CPU, whereas I want to do it without the CPU. Regards, Blake
  11. I resolved this issue by moving SW1 to the opposite position. I then couldn't down load the code due to the following message: avrdude: ser_open(): can't open device "/dev/ttyACM0": Device or resource busy After trying several suggestions to no avail, the following worked for me: sudo apt-get purge modemmanager Blake
  12. When I try to load a sketch as avr on lubuntu 14.04, it doesn't see ttyACM0. When I look at dmesg after plugging in the USB cable, I see the following: [ 3926.056332] usb 7-1: new full-speed USB device number 8 using uhci_hcd [ 3926.229344] usb 7-1: New USB device found, idVendor=1d50, idProduct=60a5 [ 3926.229356] usb 7-1: New USB device strings: Mfr=1, Product=2, SerialNumber=0 [ 3926.229364] usb 7-1: Product: USB IO Board [ 3926.229370] usb 7-1: Manufacturer: Unknown [ 3926.231265] cdc_acm 7-1:1.0: This device cannot do calls on its own. It is not a modem. [ 3926.231317] cdc_acm 7-1:1.0: ttyACM0: USB ACM device [ 3926.241342] input: Unknown USB IO Board as /devices/pci0000:00/0000:00:1d.1/usb7/7-1/7-1:1.2/input/input19 [ 3926.241760] hid-generic 0003:1D50:60A5.0007: input,hidraw1: USB HID v1.01 Mouse [unknown USB IO Board ] on usb-0000:00:1d.1-1/input2 [ 3926.996188] usb 7-1: USB disconnect, device number 8 Notice how the last message is a disconnect, When I plug in an arduino UNO, I see the following with no disconnect, and I do see ttyACM0 as a port choice in DesignLab 1.07: [ 2431.588322] usb 7-1: new full-speed USB device number 7 using uhci_hcd [ 2431.789434] usb 7-1: New USB device found, idVendor=2341, idProduct=0043 [ 2431.789447] usb 7-1: New USB device strings: Mfr=1, Product=2, SerialNumber=220 [ 2431.789455] usb 7-1: Manufacturer: Arduino ( [ 2431.789461] usb 7-1: SerialNumber: 649353435333517072D0 [ 2431.791364] cdc_acm 7-1:1.0: ttyACM0: USB ACM device I did run ./ and it says libftdi-dev is already the newest version. What do I need to do to be able to get the AVR usb to work under lubuntu 14.04? Thanks, Blake
  13. If I "load circuit" before "upload", the circuit appears to get programmed correctly, and the result of the upload is: sketch uses 5,356 bytes (0%) of program storage space. Maximum is 2,048,000 bytes. Global variables use 1,092 bytes of dynamic memory. Board: Unknown board @ 96000000 Hz (0xb4051300) Programming completed successfully in 0.56 seconds. And the program appears to run correctly. Blake
  14. I also get unknown board. I just got my Papilio Duo 2048MB and am using DesignLab 1.0.7 on lubuntu 14.04. When I try to download the code, I get the following: Executing /home/bn/sandbox/DesignLab-1.0.7/hardware/tools/zpu/bin/zpu-elf-size /tmp/build6380494414156111291.tmp/Hello_World.cpp.elf Binary sketch size: 7,840 bytes (of a 2,048,000 byte maximum) - 6,448 bytes ROM, 2,484 bytes memory, 0% used Sketch uses 5,356 bytes (0%) of program storage space. Maximum is 2,048,000 bytes. Global variables use 1,092 bytes of dynamic memory. Board: Unknown board @ 96000000 Hz (0xa4051300) Board mismatch!!!. Board is: 0xa4051300 'Unknown board' Sketch is for: 0xb4051300 'Unknown board' When I execute dmesg after I plug in the board, I see the following: [ 3708.757131] usb 2-3: FTDI USB Serial Device converter now attached to ttyUSB0 [ 3708.758746] ftdi_sio 2-3:1.1: FTDI USB Serial Device converter detected [ 3708.758828] usb 2-3: Detected FT2232H [ 3708.758835] usb 2-3: Number of endpoints 2 [ 3708.758841] usb 2-3: Endpoint 1 MaxPacketSize 512 [ 3708.758847] usb 2-3: Endpoint 2 MaxPacketSize 512 [ 3708.758853] usb 2-3: Setting MaxPacketSize 512 [ 3708.759212] usb 2-3: FTDI USB Serial Device converter now attached to ttyUSB1 I can see the LED blinking about once a second, so the board is alive. What should I do? Thanks, Blake