vitorafsr

Members
  • Content count

    1
  • Joined

  • Last visited

Community Reputation

0 Neutral

About vitorafsr

  • Rank
    Newbie
  • Birthday 10/20/1981

Profile Information

  • Gender Male
  • Location Rio de Janeiro, RJ, Brazil
  • Interests VHDL, FPGA
  1. Attached is the version of this file that works for me. I have checked clk, tx, rx, A, B, C. BPC3003-Papilio_One-general.ucf