greg samsa

Members
  • Content count

    5
  • Joined

  • Last visited

Community Reputation

0 Neutral

About greg samsa

  • Rank
    Newbie

Profile Information

  • Gender Not Telling
  1. Success! Very simple example, but was still fun to get it working. I attached the adder to wishbone slot 9 after editing the schematic symbol, and followed the template Arduino code to set two registers, and read the result from the third. For being a toy example, it helped clear up a *great* deal on how the software interacts with the hardware for me. Here's a gist of the arduino and vhdl code - https://gist.github.com/gregor-samsa/36d32adbaec8330c2663 . Thanks for the help again, -Greg
  2. Thanks Jack and Alivie, Makes perfect sense now - I think I misread the template (https://github.com/GadgetFactory/Papilio-Schematic-Library/blob/master/examples/MegaWing_Logicstart/Libraries/Wishbone_Peripherals/TEMPLATE_zpuino_wb_Wishbone.vhd), and got confused. I'll post any progress I make here. -Greg
  3. Hi All, I've been getting back into some Papilio development again lately and have been very happy to see all the improvements to the SoC ecosystem. I've been able to reproduce the pwn tutorial (very helpful!) and now want to add a toy 'adder' (add two registers and store the result in a third) component. I'm struggling to understand the behavior of async vs sync from the perspective of software running on zpuino. With an async result do you poll for a ready bit, vs having the cpu block on sync? Are there software examples of the two, or best practices to follow? The default template is async, and the vhdl code makes sense, I'm just wondering… for the adder component described above, should I be using sync? (I've seen the examples of that in another thread). Thanks in advance, -Greg
  4. Thanks Jack for the encouragement! I'm on the road but will take a look at the next ZAP when I get a chance & update the link I posted earlier.
  5. Hi Jack, I'm not sure this applies to the challenge, but wanted to share my success with the Olimex Enc28j60-h board using the Papilio One 500k. Overall, once I got some compile issues with the EtherCard library sorted out and the pins set up correctly things went rather smoothly. Here's a quick write up, with a forked repo to show my changes. https://github.com/gregor-samsa/papilio-enc28j60/blob/master/README.md Next steps would be to push the changes to the ZAP IDE repo to clean things up (for example the MOSI/MISO definitions). Please let me know of any feedback, it was a lot of fun working with the Papilio and the ZAP IDE. -Greg