DesignLab IDE

DesignLab IDE lets you draw FPGA circuits without learning VHDL/Verilog. (Formerly ZAP IDE)


96 topics in this forum

    • 5 replies
    • 1.4k views
    • 5 replies
    • 1.1k views
  1. Output files from compiler

    • 1 reply
    • 913 views
    • 9 replies
    • 1.1k views
    • 4 replies
    • 1.4k views
    • 7 replies
    • 1.4k views
    • 13 replies
    • 1.9k views
    • 3 replies
    • 962 views
  2. sync_with_child Error

    • 13 replies
    • 6.9k views
    • 3 replies
    • 1.3k views
    • 2 replies
    • 872 views
    • 5 replies
    • 1.3k views
    • 1 reply
    • 1.2k views
  3. DesignLab 1.07

    • 2 replies
    • 1.1k views
    • 9 replies
    • 1.7k views
    • 0 replies
    • 1.1k views
    • 12 replies
    • 2k views
    • 0 replies
    • 684 views
    • 25 replies
    • 3.9k views
  4. Beginner's question DesignLab and ISim simulation

    • 3 replies
    • 2.7k views
    • 6 replies
    • 1k views
    • 2 replies
    • 1.5k views
    • 104 replies
    • 6.9k views
    • 4 replies
    • 855 views
    • 1 reply
    • 1.2k views