1 Screenshot


About This File

We live in exciting times where we can create masterpieces with the Arduino and marvels with the Raspberry Pi. Where we can use technology as a canvas to create things that amaze and amuse our friends and family. Wouldn't it be great if we could take the same technology that has been the staple of rocket scientists and put it in our creative arsenal? Without the need tobecome a rocket scientist or the headache of learning a new programming language like VHDL/Verilog.

Why can't we just draw up the circuits that we want to use? With the right software and circuit libraries we can! Let's put a full circuit lab on a chip, pair it with an easy to use Arduino-Compatible chip, and sprinkle in a generous helping of debugging tools.

Our dream is to take the hardcore out of FPGA (Field Programmable Gate Array) and make it an amazing tool that anyone can use for creative technology projects.

Just like the Arduino team simplified C++ programming, we simplify FPGA design by providing easy to use drag and drop circuit libraries. We believe that drawing circuits will result in an amazing outpouring of creative FPGA projects!

We start with the Arduino IDE (Integrated Development Environment) and supercharge it by adding circuits into the mix. We bring all of the pieces needed to draw and debug your very own circuits in one place. It's an easy and seamless user experience that we call Papilio DesignLab for use with both Windows and Linux.

Want to get into more complex circuits? DesignLab includes the ZPUino Soft Processor with a Wishbone bus, providing greater speed and flexibility than the Arduino-Compatible chip. A Soft Processor runs inside the FPGA and uses the Wishbone bus to make it easy to connect peripheral circuits, such as UARTs, PWMs or SPI masters. Making your own Soft Processor with just the right mix of peripheral circuits is known as a SOC (System On Chip) design. With DesignLab you can draw your SOC designs in minutes!

Create SOCs with ten serial ports, or a PWM on every pin, or something exotic like classic Atari and Commodore audio chips connected at the same time. The sky is the limit, you can create things that don't exist anywhere else!

DesignLab Circuit Library

Drawing circuits can only accomplish so much without a library of circuits (known as cores) to do the heavy lifting. Our goal is to provide the framework for anyone to write a core that can be wired into a circuit.

We want to seek out the best open source circuits on the interwebs and convert them to a dead simple schematic library. The internet is absolutely full of open source circuits; just take a look at sites like OpenCores.com. You will find everything from classic audio chips to stepper motor controllers. All of these amazing circuits are within our reach when converted to schematic form and included with DesignLab IDE!


What's New in Version 1.0.4   See changelog

Released

  • DesignLab 1.0.4 - 2015.03.06
  • [zpuino]
  • Fix newline's in the STDIO library
  • [ide]
  • Numerous bug fixes, particularly for Linux.
  • DesignLab 1.0.3 - 2015.02.27
  • [zpuino]
  • Enabled DMA channels
  • Increase the memory address lines of Papilio DUO to support 2MB
  • Disable POSIX interface for Papilio One boards to save memory.
  • Allow new 2.0 libraries to specify the Wishbone slot using (Wishbone(1)).
  • Full malloc() support.
  • Lots of bug fixes.
  • [ide]
  • Merged in the Arduino 1.5.8 code.
  • Serial ports are detected and labels are added to identify the type of board connected.
  • Warn if people forget to synthesize bit files.
  • Comment out #define circuit when saving a library.
  • Papilio Loader upgraded to 2.7.
  • Support adding a config.h file for project wide #defines.
  • Lots of bug fixes.
  • [DesignLab Libraries]
  • New DMA VGA adapter with 16-bit color and dynamic resolution and uses AdaFruit_GFX library.
  • PNG and JPG libraries for use with the new VGA adapter.
  • ZLib compression library
  • Dynamic PLL library.
  • SD card library and examples.
  • FatFS for use with POSIX names and VGA adapter.
  • Dual DeltaSigma DAC library.
  • Basic Building Blocks library with Counters, bus taps, Dividers, etc.
  • DesignLab 1.0.1 - 2015.01.22
  • [zpuino]
  • Fixed boards.txt file for the Hyperion variant.
  • [DesignLab Libraries]
  • Fixed the Arcade MegaWing pullups.
  • DesignLab 1.0.0 - 2015.01.21
  • [ide]
  • *Fix symbols not closing properly.
  • *Check for comments before #define circuit statements
  • [designlab libraries]
  • *Separate Arcade MegaWing and LogicStart MegaWing circuits to their own libraries.
  • *Update Utility.sch with Papilio DUO IO connections.
  • *Add ZPUino Hyperion variant for Papilio One 500K.
  • *Added Pullups to the Arcade MegaWing Circuit.
  • DesignLab 0.2.2 - 2015.01.16
  • [ide]
  • *Fix error with audio sketches for the DUO
  • *Fix bootloader error for all boards other then DUO
  • [designlab libraries]
  • *Added blank library
  • *Fixed Arcade MegaWing
  • *Add Wishbone bridge
  • *Add Arcade MegaWing Example




User Feedback

On linux ext file system, where capitalization matters, the Xilinx ISE project file circuit/PSL_Papilio_One_250K.xise has Upper case 'K', but the link in designLab the "New DesignLab Library" sketch template has " sketchdir://circuit/PSL_Papilio_One_250k.xise" with a lower-case 'K'. This results in an error when you invoke ISE by clicking on that link. Are these names coming from hardware/zpuino/zpu20/boards.txt? If so, other entries seem to have similar problems with .bit, .sch, and etc. files. Similar things happens with the .bit file. In the case of the .bit file, there's a default blank library already under the correct name, papilio_one_250k.bit. So when you think you're loading your circuit which is created under Papilio_One_250K.bit, the blank circuit is getting loaded. It took me some time to figure this out.

I found, in the forum which I hadn't searched until now, others reporting similar problems as well.

After spending so many hours jumping over these hurdles, I was finally able to use ZPUino with a wishbone peripheral of my own creation. Although I am complaining on usability and stiff learning curve, Papilio and DesignLab are still great stuff! Great Job, Jack!

Share this comment


Link to comment

I'm so sorry - I still can't figure out where to download Design Lab for Windows.  I've got Xilinx ISE and the Papilio Loader.

Share this comment


Link to comment
On 6/14/2016 at 5:55 AM, gigcon said:

 

Thanks Felix and Jack.

Share this comment


Link to comment
11 minutes ago, gigcon said:

Thanks Felix and Jack.

not a problem

Share this comment


Link to comment

Create an account or sign in to comment

You need to be a member in order to leave a comment

Create an account

Sign up for a new account in our community. It's easy!


Register a new account

Sign in

Already have an account? Sign in here.


Sign In Now