DesignLab IDE

DesignLab IDE lets you draw FPGA circuits without learning VHDL/Verilog. (Formerly ZAP IDE)

98 topics in this forum

    • 2 replies
    • 1,497 views
    • 10 replies
    • 1,255 views
    • 5 replies
    • 1,031 views
    • 5 replies
    • 777 views
  1. Output files from compiler

    • 1 reply
    • 645 views
    • 9 replies
    • 736 views
    • 4 replies
    • 1,095 views
    • 7 replies
    • 976 views
    • 13 replies
    • 1,529 views
    • 3 replies
    • 764 views
  2. sync_with_child Error

    • 13 replies
    • 5,615 views
    • 3 replies
    • 905 views
    • 2 replies
    • 686 views
    • 5 replies
    • 1,067 views
    • 1 reply
    • 865 views
  3. DesignLab 1.07

    • 2 replies
    • 875 views
    • 9 replies
    • 1,296 views
    • 0 replies
    • 833 views
    • 12 replies
    • 1,498 views
    • 0 replies
    • 518 views
    • 25 replies
    • 2,891 views
  4. Beginner's question DesignLab and ISim simulation

    • 3 replies
    • 2,238 views
    • 6 replies
    • 821 views
    • 2 replies
    • 1,304 views
    • 104 replies
    • 5,296 views