DesignLab IDE

DesignLab IDE lets you draw FPGA circuits without learning VHDL/Verilog. (Formerly ZAP IDE)

96 topics in this forum

    • 5 replies
    • 988 views
    • 5 replies
    • 734 views
  1. Output files from compiler

    • 1 reply
    • 615 views
    • 9 replies
    • 689 views
    • 4 replies
    • 1,066 views
    • 7 replies
    • 942 views
    • 13 replies
    • 1,470 views
    • 3 replies
    • 736 views
  2. sync_with_child Error

    • 13 replies
    • 5,493 views
    • 3 replies
    • 872 views
    • 2 replies
    • 671 views
    • 5 replies
    • 1,036 views
    • 1 reply
    • 848 views
  3. DesignLab 1.07

    • 2 replies
    • 840 views
    • 9 replies
    • 1,240 views
    • 0 replies
    • 790 views
    • 12 replies
    • 1,460 views
    • 0 replies
    • 511 views
    • 25 replies
    • 2,759 views
  4. Beginner's question DesignLab and ISim simulation

    • 3 replies
    • 2,113 views
    • 6 replies
    • 774 views
    • 2 replies
    • 1,263 views
    • 104 replies
    • 5,037 views
    • 4 replies
    • 601 views
    • 1 reply
    • 933 views