DesignLab IDE

DesignLab IDE lets you draw FPGA circuits without learning VHDL/Verilog. (Formerly ZAP IDE)

92 topics in this forum

    • 4 replies
    • 928 views
    • 7 replies
    • 822 views
    • 13 replies
    • 1,357 views
    • 3 replies
    • 644 views
  1. sync_with_child Error

    • 13 replies
    • 5,089 views
    • 3 replies
    • 785 views
    • 2 replies
    • 610 views
    • 5 replies
    • 913 views
    • 1 reply
    • 757 views
  2. DesignLab 1.07

    • 2 replies
    • 748 views
    • 9 replies
    • 1,096 views
    • 0 replies
    • 716 views
    • 12 replies
    • 1,348 views
    • 0 replies
    • 478 views
    • 25 replies
    • 2,550 views
  3. Beginner's question DesignLab and ISim simulation

    • 3 replies
    • 1,873 views
    • 6 replies
    • 670 views
    • 2 replies
    • 1,176 views
    • 104 replies
    • 4,573 views
    • 4 replies
    • 521 views
    • 1 reply
    • 802 views
    • 2 replies
    • 743 views
    • 0 replies
    • 344 views
    • 2 replies
    • 623 views
    • 2 replies
    • 997 views