DesignLab IDE

DesignLab IDE lets you draw FPGA circuits without learning VHDL/Verilog. (Formerly ZAP IDE)

96 topics in this forum

    • 5 replies
    • 912 views
    • 5 replies
    • 703 views
  1. Output files from compiler

    • 1 reply
    • 580 views
    • 9 replies
    • 644 views
    • 4 replies
    • 1,023 views
    • 7 replies
    • 905 views
    • 13 replies
    • 1,420 views
    • 3 replies
    • 710 views
  2. sync_with_child Error

    • 13 replies
    • 5,312 views
    • 3 replies
    • 841 views
    • 2 replies
    • 642 views
    • 5 replies
    • 982 views
    • 1 reply
    • 818 views
  3. DesignLab 1.07

    • 2 replies
    • 810 views
    • 9 replies
    • 1,171 views
    • 0 replies
    • 759 views
    • 12 replies
    • 1,414 views
    • 0 replies
    • 497 views
    • 25 replies
    • 2,672 views
  4. Beginner's question DesignLab and ISim simulation

    • 3 replies
    • 2,019 views
    • 6 replies
    • 730 views
    • 2 replies
    • 1,232 views
    • 104 replies
    • 4,825 views
    • 4 replies
    • 567 views
    • 1 reply
    • 895 views