DesignLab IDE

DesignLab IDE lets you draw FPGA circuits without learning VHDL/Verilog. (Formerly ZAP IDE)

96 topics in this forum

    • 5 replies
    • 1,071 views
    • 5 replies
    • 787 views
  1. Output files from compiler

    • 1 reply
    • 658 views
    • 9 replies
    • 748 views
    • 4 replies
    • 1,111 views
    • 7 replies
    • 989 views
    • 13 replies
    • 1,565 views
    • 3 replies
    • 774 views
  2. sync_with_child Error

    • 13 replies
    • 5,675 views
    • 3 replies
    • 927 views
    • 2 replies
    • 694 views
    • 5 replies
    • 1,087 views
    • 1 reply
    • 874 views
  3. DesignLab 1.07

    • 2 replies
    • 884 views
    • 9 replies
    • 1,321 views
    • 0 replies
    • 846 views
    • 12 replies
    • 1,541 views
    • 0 replies
    • 528 views
    • 25 replies
    • 2,971 views
  4. Beginner's question DesignLab and ISim simulation

    • 3 replies
    • 2,295 views
    • 6 replies
    • 839 views
    • 2 replies
    • 1,317 views
    • 104 replies
    • 5,346 views
    • 4 replies
    • 632 views
    • 1 reply
    • 994 views