DesignLab IDE

DesignLab IDE lets you draw FPGA circuits without learning VHDL/Verilog. (Formerly ZAP IDE)

93 topics in this forum

    • 9 replies
    • 601 views
    • 4 replies
    • 960 views
    • 7 replies
    • 849 views
    • 13 replies
    • 1,379 views
    • 3 replies
    • 661 views
  1. sync_with_child Error

    • 13 replies
    • 5,152 views
    • 3 replies
    • 802 views
    • 2 replies
    • 621 views
    • 5 replies
    • 936 views
    • 1 reply
    • 772 views
  2. DesignLab 1.07

    • 2 replies
    • 765 views
    • 9 replies
    • 1,122 views
    • 0 replies
    • 731 views
    • 12 replies
    • 1,368 views
    • 0 replies
    • 484 views
    • 25 replies
    • 2,588 views
  3. Beginner's question DesignLab and ISim simulation

    • 3 replies
    • 1,925 views
    • 6 replies
    • 692 views
    • 2 replies
    • 1,197 views
    • 104 replies
    • 4,648 views
    • 4 replies
    • 542 views
    • 1 reply
    • 834 views
    • 2 replies
    • 758 views
    • 0 replies
    • 353 views
    • 2 replies
    • 632 views