DesignLab IDE

DesignLab IDE lets you draw FPGA circuits without learning VHDL/Verilog. (Formerly ZAP IDE)

88 topics in this forum

  1. sync_with_child Error

    • 13 replies
    • 4,626 views
    • 3 replies
    • 693 views
    • 2 replies
    • 556 views
    • 5 replies
    • 810 views
    • 1 reply
    • 653 views
  2. DesignLab 1.07

    • 2 replies
    • 642 views
    • 9 replies
    • 974 views
    • 0 replies
    • 646 views
    • 12 replies
    • 1,245 views
    • 0 replies
    • 435 views
    • 25 replies
    • 2,319 views
  3. Beginner's question DesignLab and ISim simulation

    • 3 replies
    • 1,645 views
    • 6 replies
    • 570 views
    • 2 replies
    • 1,073 views
    • 104 replies
    • 4,047 views
    • 4 replies
    • 439 views
    • 1 reply
    • 511 views
    • 2 replies
    • 640 views
    • 0 replies
    • 283 views
    • 2 replies
    • 572 views
    • 2 replies
    • 903 views
    • 5 replies
    • 721 views
    • 3 replies
    • 476 views
    • 2 replies
    • 1,074 views
    • 0 replies
    • 644 views