DesignLab IDE

DesignLab IDE lets you draw FPGA circuits without learning VHDL/Verilog. (Formerly ZAP IDE)

96 topics in this forum

    • 5 replies
    • 960 views
    • 5 replies
    • 715 views
  1. Output files from compiler

    • 1 reply
    • 600 views
    • 9 replies
    • 675 views
    • 4 replies
    • 1,043 views
    • 7 replies
    • 925 views
    • 13 replies
    • 1,440 views
    • 3 replies
    • 719 views
  2. sync_with_child Error

    • 13 replies
    • 5,382 views
    • 3 replies
    • 854 views
    • 2 replies
    • 652 views
    • 5 replies
    • 1,009 views
    • 1 reply
    • 835 views
  3. DesignLab 1.07

    • 2 replies
    • 820 views
    • 9 replies
    • 1,213 views
    • 0 replies
    • 774 views
    • 12 replies
    • 1,432 views
    • 0 replies
    • 505 views
    • 25 replies
    • 2,716 views
  4. Beginner's question DesignLab and ISim simulation

    • 3 replies
    • 2,065 views
    • 6 replies
    • 752 views
    • 2 replies
    • 1,247 views
    • 104 replies
    • 4,926 views
    • 4 replies
    • 577 views
    • 1 reply
    • 907 views