DesignLab IDE

DesignLab IDE lets you draw FPGA circuits without learning VHDL/Verilog. (Formerly ZAP IDE)

94 topics in this forum

  1. Output files from compiler

    • 1 reply
    • 555 views
    • 9 replies
    • 620 views
    • 4 replies
    • 988 views
    • 7 replies
    • 874 views
    • 13 replies
    • 1,392 views
    • 3 replies
    • 678 views
  2. sync_with_child Error

    • 13 replies
    • 5,211 views
    • 3 replies
    • 816 views
    • 2 replies
    • 627 views
    • 5 replies
    • 960 views
    • 1 reply
    • 790 views
  3. DesignLab 1.07

    • 2 replies
    • 784 views
    • 9 replies
    • 1,143 views
    • 0 replies
    • 743 views
    • 12 replies
    • 1,390 views
    • 0 replies
    • 486 views
    • 25 replies
    • 2,623 views
  4. Beginner's question DesignLab and ISim simulation

    • 3 replies
    • 1,969 views
    • 6 replies
    • 702 views
    • 2 replies
    • 1,209 views
    • 104 replies
    • 4,720 views
    • 4 replies
    • 551 views
    • 1 reply
    • 860 views
    • 2 replies
    • 781 views
    • 0 replies
    • 363 views