DesignLab IDE

DesignLab IDE lets you draw FPGA circuits without learning VHDL/Verilog. (Formerly ZAP IDE)

92 topics in this forum

    • 4 replies
    • 912 views
    • 7 replies
    • 805 views
    • 13 replies
    • 1,352 views
    • 3 replies
    • 636 views
  1. sync_with_child Error

    • 13 replies
    • 5,030 views
    • 3 replies
    • 770 views
    • 2 replies
    • 606 views
    • 5 replies
    • 904 views
    • 1 reply
    • 746 views
  2. DesignLab 1.07

    • 2 replies
    • 740 views
    • 9 replies
    • 1,081 views
    • 0 replies
    • 711 views
    • 12 replies
    • 1,337 views
    • 0 replies
    • 476 views
    • 25 replies
    • 2,531 views
  3. Beginner's question DesignLab and ISim simulation

    • 3 replies
    • 1,850 views
    • 6 replies
    • 655 views
    • 2 replies
    • 1,165 views
    • 104 replies
    • 4,515 views
    • 4 replies
    • 515 views
    • 1 reply
    • 789 views
    • 2 replies
    • 729 views
    • 0 replies
    • 337 views
    • 2 replies
    • 620 views
    • 2 replies
    • 989 views