DesignLab IDE

DesignLab IDE lets you draw FPGA circuits without learning VHDL/Verilog. (Formerly ZAP IDE)

92 topics in this forum

    • 10 replies
    • 4,274 views
    • 9 replies
    • 4,564 views
    • 4 replies
    • 303 views
    • 6 replies
    • 593 views
    • 1 reply
    • 147 views
  1. SPI MODE0

    • 3 replies
    • 375 views
  2. CaseSensitive bit

    • 1 reply
    • 248 views
    • 1 reply
    • 205 views
    • 1 reply
    • 165 views
    • 7 replies
    • 440 views
    • 13 replies
    • 607 views
    • 8 replies
    • 527 views
    • 4 replies
    • 380 views
    • 2 replies
    • 367 views
    • 6 replies
    • 660 views
    • 2 replies
    • 300 views
  3. Trouble starting DesignLab

    • 16 replies
    • 1,285 views
    • 5 replies
    • 728 views
    • 1 reply
    • 379 views
    • 2 replies
    • 1,338 views
    • 10 replies
    • 1,044 views
    • 5 replies
    • 826 views
    • 5 replies
    • 621 views
  4. Output files from compiler

    • 1 reply
    • 514 views
    • 9 replies
    • 586 views