Papilio DUO

FPGA and Arduino together at last!

156 topics in this forum

    • 11 replies
    • 1,622 views
  1. Disable AVR JTAG pins

    • 2 replies
    • 608 views
    • 19 replies
    • 1,210 views
    • 2 replies
    • 708 views
    • 3 replies
    • 835 views
  2. J1 Forth CPU on Papilio Duo

    • 19 replies
    • 2,638 views
    • 5 replies
    • 941 views
  3. AVR to FPGA communication

    • 5 replies
    • 1,132 views
  4. UART problem 10 Serial Ports

    • 2 replies
    • 827 views
    • 22 replies
    • 1,732 views
    • 2 replies
    • 531 views
    • 5 replies
    • 626 views
    • 5 replies
    • 1,536 views
  5. BAD_POOL_CALLER

    • 2 replies
    • 587 views
    • 6 replies
    • 703 views
    • 2 replies
    • 579 views
    • 5 replies
    • 1,371 views
    • 9 replies
    • 1,062 views
    • 5 replies
    • 770 views
    • 19 replies
    • 3,468 views
  6. My DUO arrived today

    • 70 replies
    • 5,574 views
    • 3 replies
    • 574 views
    • 0 replies
    • 476 views
    • 5 replies
    • 851 views
    • 3 replies
    • 568 views