Papilio DUO

FPGA and Arduino together at last!

155 topics in this forum

  1. Disable AVR JTAG pins

    • 2 replies
    • 604 views
    • 19 replies
    • 1,204 views
    • 2 replies
    • 703 views
    • 3 replies
    • 831 views
  2. J1 Forth CPU on Papilio Duo

    • 19 replies
    • 2,613 views
    • 5 replies
    • 936 views
  3. AVR to FPGA communication

    • 5 replies
    • 1,112 views
  4. UART problem 10 Serial Ports

    • 2 replies
    • 821 views
    • 22 replies
    • 1,723 views
    • 2 replies
    • 524 views
    • 5 replies
    • 622 views
    • 5 replies
    • 1,526 views
  5. BAD_POOL_CALLER

    • 2 replies
    • 584 views
    • 6 replies
    • 700 views
    • 2 replies
    • 576 views
    • 5 replies
    • 1,360 views
    • 9 replies
    • 1,056 views
    • 5 replies
    • 765 views
    • 19 replies
    • 3,456 views
  6. My DUO arrived today

    • 70 replies
    • 5,546 views
    • 3 replies
    • 570 views
    • 0 replies
    • 472 views
    • 5 replies
    • 846 views
    • 3 replies
    • 562 views
    • 4 replies
    • 604 views