All Activity

This stream auto-updates     

  1. Yesterday
  2. Last week
  3. I am listen to much hype about Skullcandy Crusher Wireless. I read multiple review about this bluetooth headphone and found that people are very positive.
  4. Earlier
  5. martinayotte

    JTAG JP4

    I've read this topic : Unfortunately, this is NOT true ! Even if JP4 jumper is installed, either the papilio-prog or sc3sprog tools will report the presence of the LX9, this means the JTAG TDO line of LX9 is not in tri-state and will respond to any JTAG commands. The JTAG header is in parallel with the LX9, so any external JTAG devices will have their TDO in parallel with LX9 producing garbage communication returned to FT2232 input, which is exactly what papilio-prog or sc3sprog tools are showing : mixtures of collisions of bits returned by 2 devices fighting each others. The workaround would be to have both LX9 and external devices placed in JTAG daisy chain like most design provide, having each devices TDI attached to previous TDO and the last TDO returned to the FT2232, but it is not how the PapilioPro is routed ... So, conclusion, PapilioPro JTAG header is completely useless for programming external devices ...
  6. Jaxartes

    What is a good source of reset signal?

    Additional tip: The output of the reset logic should be synchronized by a register. That's to avoid glitches which might be troublesome with an async reset.
  7. Mike Davis

    IOS Third party application

    Thank you for posting about this issue. It needs to be discussed.. Cheers !!!
  8. TweakBox app is one of my favourite app installers. I use it extensively. You can also try some others like vShare and Emu4iOS .
  9. Jaxartes

    What is a good source of reset signal?

    Can you insert a small amount of VHDL (or Verilog) code into your Clash design, and use its output as a RESET, instead of taking RESET from an external pin? Using initializers it'd fairly easy to generate a 1 for a few clock cycles after the FPGA is initialized, and 0 afterwards. It can also be combined with a button so you'd have both ways of causing a reset. It seems like something that would have already been done, and made available as a Clash primitive, by somebody. As I think about it, you might be able to do it just in Clash, with two resets: the "outer reset" is either always 0, or is driven by a button, and is only used by the reset logic the "reset logic" has a few bits of state that's initially zero, and filled in with ones the "inner reset" is driven by the reset logic, and is the NAND of the reset logic's state Not sure of all the details, as I've never used Clash.
  10. Hello, I would like to have some expert opinion about the latest iOS app installers that are in place. Many popular apps have flooded the online world , out of these , two are the most popular ones. One of that is TweakBox App - official link - and other is Emu4iOS - official link - . Can somebody please confirm of these sites are not malware. regards, Mike
  11. I'd like to use CLaSH ( with a Papilio Pro. By and large, it works; however, CLaSH requires an asynchronous, active-high reset spike to initialize registers. This is because CLaSH generates assignments on RESET only, instead of initializers; here's an example VHDL generated from CLaSH: -- Automatically generated VHDL-93 library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.NUMERIC_STD.ALL; use IEEE.MATH_REAL.ALL; use std.textio.all; use work.all; use work.blinkertop_types.all; entity blinkerTop is port(-- clock CLK_32MHZ : in std_logic; -- asynchronous reset: active high RESET : in std_logic; LED : out std_logic); end; architecture structural of blinkerTop is signal \#tup_app_arg\ : unsigned(31 downto 0); signal \s'\ : boolean; signal \#s'_case_alt\ : boolean; signal s : boolean; signal \#finished_case_alt\ : boolean; signal \#k'_case_alt\ : unsigned(31 downto 0); signal ds : blinkertop_types.tup2; signal \#finished_app_arg\ : signed(63 downto 0); signal x : unsigned(63 downto 0); signal x_0 : blinkertop_types.tup2; signal \x#\ : unsigned(63 downto 0); signal k : unsigned(31 downto 0); signal \#w\ : unsigned(63 downto 0); begin LED <= '1' when \s'\ else '0'; \#tup_app_arg\ <= resize(to_unsigned(0,64),32) when \#finished_case_alt\ else \#k'_case_alt\; \s'\ <= \#s'_case_alt\ when \#finished_case_alt\ else s; \#s'_case_alt\ <= false when s else true; s <= ds.tup2_sel0; \#finished_case_alt\ <= tagToEnum(\#finished_app_arg\); \#w\ <= (\x#\ + to_unsigned(1,64)); \#k'_case_alt\ <= resize((resize(\#w\(31 downto 0),64)),32); -- register begin blinkertop_register : process(CLK_32MHZ,RESET) begin if RESET = '1' then ds <= ( tup2_sel0 => false, tup2_sel1 => resize(to_unsigned(0,64),32) ) -- pragma translate_off after 1 ps -- pragma translate_on ; elsif rising_edge(CLK_32MHZ) then ds <= x_0 -- pragma translate_off after 1 ps -- pragma translate_on ; end if; end process; -- register end \#finished_app_arg\ <= to_signed(1,64) when x = to_unsigned(32000000,64) else to_signed(0,64); x <= resize(\#k'_case_alt\,64); x_0 <= ( tup2_sel0 => \s'\ , tup2_sel1 => \#tup_app_arg\ ); \x#\ <= resize(k,64); k <= ds.tup2_sel1; end; (Note how `ds` is not initialized but set in the `blinkertop_register` process when RESET is high) Of course, for a simple circuilt like above, where the initialization is for 0 anyway, just setting RESET to always low works; however, any slightly more complicated circuit will need register initialization to non-0 values as well. In these cases, I really need the spike. Is there a pin on the Papilio Pro that I could use in my UCF file to get this reset spike? I was able to get it working, in more complicated circuits requiring non-0 initialization, by using a (negated) LogicStart joystick direction, but this approach has two problems: I am getting a warning from the Xilinx tools that the joystick input shouldn't be used for reset or anything clock-like: WARNING:Place:1109 - A clock IOB / BUFGMUX clock component pair have been found that are not placed at an optimal clock IOB / BUFGMUX site pair. The clock IOB component <RESET> is placed at site <P57>. The corresponding BUFG component <RESET_IBUF_BUFG> is placed at site <BUFGMUX_X3Y13>. There is only a select set of IOBs that can use the fast path to the Clocker buffer, and they are not being used. You may want to analyze why this problem exists and correct it. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint was applied on COMP.PIN <RESET.PAD> allowing your design to continue. This constraint disables all clock placer rules related to the specified COMP.PIN. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design. I would like my circuit to start in an initialized state instead of requiring me to press a button
  12. As an iphone user, i always seek for a free app installer without jail breaking my device, i finally found the solution to my problem. tweakbox is my Savior! I have now the access to my favorite tweaked apps and games that apple did not allow to their app store and even many paid apps are also available.
  13. Charelyn Baltazar

    IOS Third party application

    This amazing creation is a third-party installer that lets you download apps and games that App Store doesn’t provide. This means you can download apps that let you have increased functionality and features, which is really close to jailbreaking your phone! click here AppEven
  14. Jaxartes

    Where can I buy Papilio Plus or similar?

    Papilio DUO from Gadget Factory has SRAM (512kB or 2MB). Pepino from has SRAM (1MB). The FPGA chip in both is the same.
  15. Hi guys, I want to learn to create SRAM controllers and I've seen this Papilio Plus board is perfect because it has a SRAM module, but I think it's discontinued. Papilio PLUS: Do you know where can I buy this board or any other one (Xilinx) with a SRAM module? Thank you very much.
  16. Thomas Hornschuh

    RISC-V on Papilio Pro

    Hi all, more than a year passed by since my last post. I made some progress with the Bonfire Project. Since a few days my new Project site is online: The main changes in the last year are: The build system is completely based on FuseSoC There is an Implementation on a Digilent Arty Board, with Networking, SD Card, etc There is a top level for the processor that can be directly used in a Xilinx IP Integrator Because this is a Papilio Pro Thread: The PaPro is still fully supported, only currently a bit lagging behind the Arty version. My choice to support Arty is that I wanted also a more "Mainstream" option with a Board which is can be more easy bought in Europe. I still like the Papilio Pro version very much, because it relies solely on Open Source RTL, while the Arty version uses Xilinx IP, mainly for the DDR SDRAM and the Ethernet Interface
  17. james1095

    FPGA projects

    I finally got around to making a github repository where I've started to collect my FPGA projects together in one place. These are mostly arcade related although I did add a recreation of the Heathkit ET-3400 microprocessor trainer. I still have not had a chance to fix the Xilinx ISE installation on my laptop so I haven't ported any of these to the Papilio yet but doing so should be very easy, it's all as platform agnostic as possible.
  18. Hello, but what if I just want to output a square higher than 32 MHz? I don't want to see a LED blinking, just monitoring on an oscilloscope. In the symbols area "Clocks" is for example a symbol that generates a clock with 960 MHz.
  19. Chris Wilcox

    Delta Sigma Feedback Question

    I'm working through Mike's excellent book and am on the 1 bit (Delta Sigma) DAC chapter 16. I've also taken some time to peruse the Xilinx App Note 154 that is referenced in the chapter. In para 16.4 of the book, the VHDL 'code' in para 16.4 library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL; entity dac8 is Port ( Clk : in STD_LOGIC; Data : in STD_LOGIC_VECTOR (7 downto 0); PulseStream : out STD_LOGIC); end dac8; architecture Behavioral of dac8 is signal sum : STD_LOGIC_VECTOR (8 downto 0); begin PulseStream <= sum(8); process (clk, sum) begin if rising_edge(Clk) then sum <= ("0" & sum(7 downto 0)) + ("0" &data); end if; end process; end Behavioral; The meat of the work is done here: sum <= ("0" & sum(7 downto 0)) + ("0" &data); This makes sense and works quite nicely on my DUO/Logicstart. I tested this using switches for the Data input and output the Pulsestream to an LED. My confusion concerns how this is implementing the Delta Adder in the App Note (which is actually a merge as explained in the App Note). I've managed to pretty much wrap my head around the App Note theory, but cannot understand why the copies of the MSB are not prepended to the sum(7 downto 0) element. Thanks, -Chris
  20. james1095

    SVF for C64 found, but it's in verilog...

    Sorry to bring a very old thread back to life but this looks like just what I need. I'm working on another 70s Atari arcade game called Subs and need a SVF filter for the sonar ping sound circuits, this is the only part I have not yet completed. I'm a novice when it comes to DSP techniques and until this came up I was actually not familiar with the concept of the SVF filter at all, it's an interesting concept though. Anyway what I need is a pair of filters (two separate input and output channels) bandpass with a 1kHz center frequency. The source is a decaying envelope of white noise from a LFSR which I can make any width necessary. Could somebody give me a few pointers on integrating the filter out of this project into my own and setting up the parameters? I will of course share the code for my project when I'm finished.
  21. Thomas Hornschuh

    Flash Erase

    A non compressed bitstream has always the same size which directly relates to the type of fpga. For a spartan-6 lx9 it is around 330KByte (when I remember it right, I‘m currently traveling so I cannot check). But it is possible to attach additional data to the bitstream e.g. with a program like bitmerge or the -a option of papilio-prog This additional data can than be read with a spi flash interface added to the fpga design. I‘m not sure if papilio-prog erase always sectors (64KB) or pages (4KB). The flash chip on the Papilio Pro supports both. Anyway, when I use the flash in the Papilio Pro for own data I always start at 512KB, this is on the save side.
  22. mkarlsson

    Flash Erase

    See page 77 in this document: The flash chip is erased in units (aka sectors) of 64kB so programming a 65kB bitfile will erase a 128kB area. Magnus
  23. dindea

    Flash Erase

    Thank you for the info, Thomas Hornschuh. It was as I hoped. But what do you mean by "Normally"? Are there cases when the entire flash is erased? Anybody who knows or has an idea about the "worst-case" size of a SPARTAN6-LX9 bitstream? I.e. the size of the bitstream for the largest possible SPARTAN6-LX9 application.
  24. Thomas Hornschuh

    Flash Erase

    Normally it just erases the number of blocks the new bitstream occupies.
  25. I want to buy skullcandy method wireless earphones but i am worried about that is it good earphones for running or sports earphones?
  26. dindea

    Flash Erase

    Programming the flash of Papilio PRO with a new FPGA application will require erasing the flash or a part of it. My question is: How much will be erased? The entire flash or only so many blocks that the application will occupy? Or "something in between", e.g. "always 2 MBits"? Or the number of blocks occupied ny the greatest possible application for SPARTAN6, by assumption different for ...LX4 and ...LX9?
  27. Chris Wilcox

    Papilio DUO not showing up on windows 10

    If you can, look into loading the WebPack that installs under native Windows rather than VirtualBox. Integration with DesignLab actually works, much less hassle. If you do, be sure to go through the steps to fix the DLLs.
  1. Load more activity